Browse tech roles

RTL Synthesis Place-and-Route Static Timing Analysis STA floor-planning PPA ECO LVS DRC EMIR Physical Design Timing Closure +8 more Show less

RTL Synthesis Place-and-Route Static Timing Analysis STA floor-planning IR Drop EMIR LVS DRC ECO PPA +7 more Show less

RTL Synthesis place-and-route Perl TCL Microarchitecture Logic Design Physical Design +3 more Show less

Synthesis PNR STA VLSI Python TCL Physical Design Logic Optimization PPA Scripting Digital Design Deep Sub-micron Technology +7 more Show less

RTL-to-GDS Synthesis place-and-route PnR PPA Optimization Clock Flow CPU Microarchitecture Physical Design Memory Design +4 more Show less

RTL Synthesis Place-and-Route Perl TCL Microarchitecture Logic Design Physical Design +3 more Show less

Synthesis PNR VLSI Python TCL STA Physical Design Logic Optimization PPA Scripting Digital Design Deep Sub-micron Technology +7 more Show less

RTL Synthesis Place-and-Route Perl TCL Microarchitecture Logic Design Physical Design +3 more Show less

RTL VLSI CPU Microarchitecture Synthesis place-and-route Floor Planning Static Timing Analysis Power Analysis Logical Equivalence Checking (LEC) Physical Design +5 more Show less

RTL VLSI CPU Microarchitecture Synthesis place-and-route floor planning Static Timing Analysis Power Analysis Logical Equivalence Checking Critical Path Closure low-power design Physical Design +7 more Show less