CPU Implementation Feasibility Engineer

Apple Inc

Confirmed live today High trust

Quick summary

Work type
On-site
Location
Austin, TX
Posted
53 days ago
Freshness
Confirmed live today

Market check

Salary context

How this pay compares to similar roles

Similar $220k
$136k most similar roles pay here $293k

This listing doesn't post a salary. Most similar roles pay $184,587–$254,750.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3553 open roles on FindRole.

Listed pay typically runs $165,800–$277,600 across 2740 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · CPU Implementation Feasibility Engineer

The CPU Implementation Feasibility Engineer joins the Silicon Engineering Group to shape next-generation silicon from early stages. Working closely with microarchitects, you will define the CPU and memory subsystem while performing feasibility experiments for RTL innovations aimed at high performance and low power. Your daily responsibilities include making critical area, frequency, performance, and power trade-offs while driving the RTL-to-GDS flow through synthesis and place-and-route. You will collaborate with multi-functional teams to validate physical design aspects like timing, testability, and reliability, while conducting floor planning experiments to evaluate microarchitectural feasibility. Required skills include VLSI implementation on high performance designs, critical path closure techniques, static timing analysis, power analysis tools, and Logical Equivalence checking. This role focuses on the technical challenge of translating ambitious microarchitectural ideas into buildable, high-performance, and low-power hardware designs for advanced silicon products.

What you'll do

  • Perform feasibility experiments for RTL innovations to drive high performance and low power designs.
  • Evaluate area, frequency, performance, and power trade-offs for next-generation silicon.
  • Drive the RTL-to-GDS flow through synthesis and place-and-route processes.
  • Conduct floor planning experiments to determine microarchitectural feasibility for target goals.
  • Validate physical design aspects including timing, area, power, testability, and reliability.
  • Influence architectural decisions by providing data-driven insights on implementation constraints.

What we're looking for

  • Bachelor of Science degree and 10+ years of relevant industry experience.
  • Experience with VLSI implementation on high performance designs.
  • Deep knowledge of CPU microarchitecture (preferred).
  • Experience with critical path closure techniques (preferred).
  • Understanding of static timing analysis and power (preferred).
  • Knowledge of physical design fundamentals (preferred).
  • Implementation experience on high performance CPU designs (preferred).
  • Understanding of low power microarchitecture and implementation techniques for CPUs (preferred).

More like this

Similar roles

CPU Implementation Feasibility Engineer

Apple Inc

Austin, TX 53 days ago
RTL VLSI CPU Microarchitecture Synthesis place-and-route Floor Planning Static Timing Analysis Power Analysis Logical Equivalence Checking (LEC) Physical Design
3+ yrs exp

CPU Implementation Engineer

Apple Inc

Santa Clara, CA 16 days ago $150,400–$277,600
RTL Synthesis PnR STA TCL Perl Digital Circuits Logic Design floor-planning Timing Budgeting Power Analysis Microarchitecture
3+ yrs exp

CPU Implementation Engineer

Apple Inc

Santa Clara, CA 16 days ago $150,400–$277,600
RTL Synthesis PnR STA TCL Perl Digital Circuits Logic Design floor-planning Timing Budgeting Power Analysis Microarchitecture
3+ yrs exp

CPU Implementation Engineer

Apple Inc

Santa Clara, CA 16 days ago $129,300–$194,700
RTL Synthesis PnR STA TCL Perl Logic Design Digital Circuits floor-planning Timing Budgeting Power Analysis Microarchitecture