Wireless PHY Design Verification Engineer

Apple Inc

Confirmed live 2 days ago Low trust

Quick summary

Work type
On-site
Location
Sunnyvale, CA
Salary
$129,300–$225,300 / yr
Posted
144 days ago
Freshness
Confirmed live 2 days ago

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $187k
This role $177k
$118k most similar roles pay here $237k

This role pays more than 58% of similar roles. Most pay $161,412–$212,718 — the shaded band above. At the midpoint, this role pays about $177k versus about $187k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 1984 open roles on FindRole.

Listed pay typically runs $175,000–$277,600 across 1590 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · Wireless PHY Design Verification Engineer

The Wireless PHY Design Verification Engineer joins the Wireless Connectivity team to ensure first-time-right silicon success for sophisticated WiFi SoCs. This role involves verifying complex WiFi PHY digital systems, including time and frequency-domain processing, hardware acceleration, calibration engines, and protocol implementations. The engineer will own subsystem verification from test planning through coverage closure by building UVM environments, bus functional models, assertions, and infrastructure using DPIs to integrate algorithm models. Key responsibilities include architecting constrained random scenarios for high-rate, low-power, and multi-link wireless features while applying data-driven methodologies like coverage tracking and gap identification. The role requires expertise in SystemVerilog, UVM, and ASIC verification flows. Candidates will work on the technical challenges of IEEE 802.11 protocols, DSP algorithms, and transaction-level modeling to deliver high-performance wireless silicon for a diverse product ecosystem.

What you'll do

  • Develop UVM environments and bus functional models for DSP subsystems and IEEE 802.11 protocols.
  • Own subsystem verification from initial test planning through final feature closure.
  • Build testbench infrastructure, assertions, and DPIs to integrate algorithm models.
  • Architect and implement constrained random scenarios to exercise complex protocol interactions.
  • Execute data-driven verification closure using coverage tracking and gap identification metrics.
  • Drive verification strategies with cross-functional teams to achieve coverage across complex domains.

What we're looking for

  • Must have a bachelor's degree or higher.
  • Must have a track record of several tapeout cycles of sophisticated designs.
  • Experience verifying wireless, DSP, or digital communication systems is required.
  • Knowledge of ASIC verification flows using SystemVerilog and UVM is required.
  • Experience developing verification environments, bringing up complex designs, and debugging simulations is required.
  • Experience with constrained random testing, functional coverage implementation, and assertion-based verification is required.
  • Preferred knowledge of IEEE 802.11 wireless protocols, Bluetooth, or Cellular systems.
  • Preferred experience with transaction-level modeling, System models via DPIs, and DSP algorithm verification strategies.

More like this

Similar roles

Wireless PHY Design Verification Engineer

Apple Inc

San Diego, CA 144 days ago $122,700$214,300
UVM SystemVerilog ASIC Verification IEEE 802.11 DSP Assertion-Based Verification Functional Coverage Scoreboarding Bus Functional Models Wireless Protocols Bluetooth Cellular Transaction-Level Modeling

Wireless Radio Verification Engineer

Apple Inc

Sunnyvale, CA 144 days ago $129,300$225,300
UVM SystemVerilog Python Verilog VHDL Mixed-Signal Verification Assertion-Based Verification RTL Simulation Real-Number Modeling Perl Bash ASIC Verification Digital Design Functional Coverage

Wireless Radio Verification Engineer

Apple Inc

San Diego, CA 144 days ago $122,700$214,300
UVM SystemVerilog Python Verilog VHDL Mixed-Signal Verification Assertion-Based Verification RTL Simulation Functional Coverage Perl Bash RF Real-Number Modeling ASIC Verification

WiFi MAC Design Verification Engineer

Apple Inc

Sunnyvale, CA 85 days ago $184,700$324,800
SystemVerilog UVM ASIC Design Verification Wi-Fi IEEE 802.11 Claude Code AI Tools Testbench Development Coverage Analysis Verification Methodology
10+ yrs exp

WiFi MAC Design Verification Engineer

Apple Inc

Sunnyvale, CA 86 days ago $129,300$225,300
System Verilog UVM ASIC Design Verification Wi-Fi IEEE 802.11 Constrained Random Testing Gate Level Simulation Coverage Closure Claude Code AI Tools Testbench Development Simulation