Verification Platform Engineer, Platform Architecture

Apple Inc

Confirmed live today High trust

Quick summary

Work type: On-site
Location: Cupertino, CA
Salary: $184,700–$324,800 / yr
Posted: 54 days ago
Freshness: Confirmed live today
Nearby: 99+ roles within 25 mi

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $190k

This role $255k

$113k $347k

below market most similar roles pay here above market

This role pays more than 97% of similar roles. Most pay $169,550–$210,100 — the blue band above. At the midpoint, this role pays about $255k versus about $190k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3497 open roles on FindRole.

Listed pay typically runs $174,149–$277,600 across 2702 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · Verification Platform Engineer, Platform Architecture

Role Posting Log in to save

Verification Platform Engineer, Platform Architecture joins the Platform Architecture group to develop high-performance verification systems for next-generation Apple silicon. This role bridges platform technology with design verification methodology by prototyping solutions to improve simulation throughput for design verification workflows. Key responsibilities include owning engagements with silicon engineering groups to integrate high-performance RTL simulation tooling, modifying testbenches and design RTL for efficiency, and designing infrastructure improvements for faster simulation turnaround. The position requires proficiency in SystemVerilog, C++, and scripting languages like Perl or Python. Candidates must utilize EDA tools for Logic Equivalence Checking, wave dumps, and design libraries. The work involves solving pre-silicon validation problems by applying hardware emulation principles to simulation solutions, including experience with UVM, DPI-C, and high-performance computing architectures.

Skills

SystemVerilog UVM C++ Python Perl EDA Tools RTL Simulation Logic Equivalence Checking DPI-C High-Performance Computing Static Analysis Waveform Debugging Hardware Emulation Co-simulation Testbench Architecture

What you'll do

Evaluate, integrate, and maintain high-performance RTL simulation tooling with silicon engineering groups.
Modify testbench and design RTL to improve tool compatibility and simulation efficiency.
Use EDA tools to diagnose issues and explore various design alternatives.
Design and integrate infrastructure improvements to accelerate simulation turnaround after RTL changes.
Develop agentic pipelines and graphs to enable AI productivity for other engineers.
Prototype solutions to improve simulation throughput for Design Verification workflows.

What we're looking for

Bachelor’s degree in Computer Engineering, Electrical Engineering, or a related field (or equivalent practical experience).
Experience with SystemVerilog and EDA tooling.
Experience with software development using C++ and scripting using Perl or Python.
Master’s degree in Computer Engineering, Electrical Engineering, or another hardware-related field (preferred).
10+ years of relevant experience (preferred).
Deep hands-on experience in Design Verification methodologies including UVM, DPI-C, and testbench architecture (preferred).
Experience applying LEC, linting, static analysis, waveform debugging, and simulation/emulation flows (preferred).
Experience with software optimization, HPC, co-simulation, hardware acceleration, or AI productivity pipelines (preferred).

Save