Senior Director, Silicon Performance and Design Execution

Amd

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
San Jose, CAAustin, TX
Salary
$278,400–$417,600 / yr
Posted
94 days ago
Freshness
Confirmed live yesterday
Closes
Jun 30, 2027

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $239k
This role $348k
$146k most similar roles pay here $447k

This role pays more than 97% of similar roles. Most pay $205,437–$272,162 — the shaded band above. At the midpoint, this role pays about $348k versus about $239k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 474 open roles on FindRole.

Listed pay typically runs $166,400–$249,600 across 474 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · Senior Director, Silicon Performance and Design Execution

Sr Director, Silicon Performance and Design Execution leads a global organization of engineers focused on end-to-end silicon performance and design execution across post-silicon phases. This role provides technical and organizational leadership for system-level performance attainment, hardware and software optimizations, silicon debug, and sustained performance delivery for complex SoCs and accelerators. The position involves driving cross-functional alignment to meet power and efficiency targets while managing AI workloads including LLMs, LDMs, and ranking engines. Key responsibilities include workload characterization, simulation, root-cause analysis, and system profiling for rack scale and AI clusters. Required expertise includes performance modeling, benchmarking, and architecture evaluation for Data Center GPUs. Technical proficiency is required in PyTorch, vLLM, SGLang, JAX, TensorFlow, Transformer Engine, and ONNX to optimize software frameworks and parallelization techniques across GPU-accelerated systems.

What you'll do

  • Own end-to-end silicon performance and design execution across all post-silicon phases.
  • Lead technical and organizational efforts for system-level performance, hardware/software optimizations, and silicon debug.
  • Drive cross-functional alignment between architecture, design, validation, software, and product teams to meet power and efficiency targets.
  • Manage a global organization of 30 to 50+ engineers focused on AI/ML workload performance.
  • Lead the characterization, simulation, and root-cause analysis for AI/ML workloads across pre-silicon and post-silicon phases.
  • Identify key features in DC GPUs and software frameworks for LLMs, LDMs, and ranking engines.
  • Provide direction for system profiling and bottleneck analysis for rack-scale systems and AI clusters.
  • Influence architecture features and software optimizations based on large-scale AI workload analysis.

What we're looking for

  • Bachelor's or Master's degree in electrical or computer engineering.
  • Experience managing a global organization of 30+ engineers with potential to grow to 50+.
  • Proven leadership in end-to-end silicon performance and design execution across post-silicon phases for complex SoCs and accelerators.
  • Ability to drive cross-functional alignment between architecture, design, validation, software, and product teams.
  • Experience in AI/ML performance engineering with hands-on experience in LLM, generative AI, and large-scale training/inference workloads (preferred).
  • Deep experience in Data Center GPU leading performance architecture for compute, memory, and communications for AI workloads (preferred).
  • Expertise in Systems Architecture and performance optimizations for AI workloads, including parallelization techniques in hardware design and software frameworks (preferred).
  • Knowledge of AI software components and frameworks such as PyTorch, vLLM, SGLang, JAX, TensorFlow, Transformer Engine, and ONNX (preferred).

More like this

Similar roles

Principal Silicon Performance Architect

Microsoft

102 days ago $165,600–$296,400
C++ Python AI Inference Micro-architecture Performance Modeling Simulation GPU Compiler Runtime Model Serving Bottleneck Analysis Experimental Design Automation
8+ yrs exp

Principal Silicon Systems Architect

Microsoft

66 days ago $165,600–$296,400
SoC System Architecture Silicon Roadmap AI CPU GPU NPU Memory Power Management Performance Analysis System Modeling Firmware Heterogeneous Compute Security
10+ yrs exp

Senior Manager Silicon Design Engineering

Amd

Austin, TX +2 45 days ago $186,400–$279,600
UVM System Verilog C-DPI FPGA ASIC Firmware SoC AXI AHB DMA Cryptography Data Compression Silicon Bring-up Emulation Micro-architecture
Hybrid

Principal Silicon Architect

Microsoft

Mountain View, CA +4 14 days ago $142,800–$274,800
ASIC SoC Network-on-Chip (NoC) Memory Hierarchy Interconnect Subsystems Pre-silicon Validation Post-silicon Bring-up Performance Modeling Silicon Engineering RAS Die-to-die Interconnect Telemetry Boot/Reset Debug
8+ yrs exp

Principal Silicon Engineer

Microsoft

3 days ago $142,800–$274,800
RTL Design Static Timing Analysis Synthesis Physical Design Tcl Python PrimeTime Genus Innovus ICC2 UPF CDC RDC VCLP LINT PPA mixed‑signal Gate-level Power Analysis
8+ yrs exp Hybrid

Principal Silicon Technology Engineer

Amd

San Jose, CA 60 days ago $232,000–$348,000
FPGA ASIC FinFET GAA EDA Tools PDK tapeout NPI 3DIC CoWoS SoIC Circuit Simulation Parasitic Extraction Physical Verification Silicon Technology Yield Analysis WAT Analysis
Hybrid