SoC DFT DV Engineer

Apple Inc

Confirmed live yesterday High trust

Quick summary

Work type: On-site
Location: —
Salary: $150,400–$277,600 / yr
Posted: 15 days ago
Freshness: Confirmed live yesterday

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $205k

This role $214k

$135k most similar roles pay here $293k

This role pays more than 59% of similar roles. Most pay $168,500–$241,750 — the shaded band above. At the midpoint, this role pays about $214k versus about $205k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3513 open roles on FindRole.

Listed pay typically runs $165,800–$277,600 across 2730 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · SoC DFT DV Engineer

Role Posting Log in to save

The SoC DFT DV Engineer joins a multifaceted team focused on hardware technology and complex system design. In this role, you will review architecture and design specifications to extract features while developing attributes and verification plans. Your daily responsibilities include collaborating with designers to verify DFT implementation, running gate level simulations, debugging failures, and closing coverage. You will also build test benches, generate constrained random tests, and assist in creating automation scripts and regressions for verification flows. The role involves working with test engineers to bring up patterns on silicon while managing schedules across multi-functional engineering efforts. Required skills include experience with large processors or SoC designs, directed or random verification, coverage analysis, and assertions. You should be proficient in scripting languages like Perl, Python, or TCL, alongside a strong knowledge of general logic design.