Silicon Validation Software Engineer: CPU and Memory Hierarchy

Apple Inc

Confirmed live yesterday High trust

Quick summary

Work type: On-site
Location: —
Salary: $150,400–$277,600 / yr
Posted: 14 days ago
Freshness: Confirmed live yesterday

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $203k

This role $214k

$135k most similar roles pay here $293k

This role pays more than 64% of similar roles. Most pay $176,043–$229,100 — the shaded band above. At the midpoint, this role pays about $214k versus about $203k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 2925 open roles on FindRole.

Listed pay typically runs $166,600–$277,600 across 2305 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · Silicon Validation Software Engineer: CPU and Memory Hierarchy

Role Posting Log in to save

As a Silicon Validation Software Engineer: CPU and Memory Hierarchy, you will join a team of experienced software engineers and debuggers to validate world-class silicon. You will develop functional validation software for CPUs, caches, and memory subsystems within SoCs to identify logic design and circuit bugs. Your daily responsibilities include creating targeted stress tests to expose incorrect behavior under varying voltage, frequency, and temperature conditions while analyzing logs, counters, and traces to understand system behavior. You will collaborate with SoC design and product engineering teams to root-cause issues and provide feedback on operating limits. The role requires proficiency in C/C++ and Python for automation and analysis. You must possess a strong understanding of CPU microarchitecture, cache coherency, memory hierarchy, and SoC-level power, clocking, and voltage domains to ensure silicon reliability before product release.