Signal/Power Integrity Hardware Engineer

Cisco

Confirmed live today High trust

Quick summary

Work type
On-site
Location
San Jose, CA
Employment
Full-time
Posted
5 days ago
Freshness
Confirmed live today
Closes
Dec 31, 2026

Market check

Salary context

How this pay compares to similar roles

Similar $194k
$134k $239k
below market most similar roles pay here above market

This listing doesn't post a salary. Most similar roles pay $158,787–$229,106.

Based on 240 similar postings.

Employer

About Cisco

Cisco Systems is the world''s leading networking technology company, designing and manufacturing networking hardware, telecommunications equipment, and cybersecurity solutions for businesses and governments. Industry: Networking Technology & Cybersecurity

Cisco currently has 267 open roles on FindRole.

Listed pay typically runs $167,700–$245,000 across 201 roles with salary data.

Most-posted roles

View all roles at Cisco

At a glance

TL;DR · Signal/Power Integrity Hardware Engineer

The Signal/Power Integrity Hardware Engineer joins the UCS SI team to support the design and analysis of high-speed interconnects and power distribution networks for next-generation Intel and AMD based Compute Servers and AI Server products. This role involves system-level laboratory validation, troubleshooting prototype function bring-up, and managing simulation servers on Windows or Linux systems. Key responsibilities include automating measurements using Python or Matlab scripting, performing data analysis, and correlating simulation results with lab measurements. Candidates must possess expertise in transmission line theory and high-speed circuit principles. Required technical skills include PCB layout using Cadence Allegro, simulation tools like SPICE, HFSS, and Power SI, and hands-on experience with oscilloscopes, TDRs, and VNAs. The work focuses on high-speed DDR PCIe links, NRZ and PAM4 SerDes, and PI analysis.

What you'll do

  • Perform system-level laboratory validation and analysis of high-speed digital and analog systems.
  • Automate measurements and data post-processing using Python, Matlab, or AI tools.
  • Manage laboratory equipment including probes, oscilloscopes, TDRs, and VNAs.
  • Support prototype function bring-up and perform system-level troubleshooting.
  • Execute signal integrity simulations using industry-standard tools like HFSS and Power SI.
  • Correlate simulation results with physical lab measurements and technical documentation.
  • Maintain simulation server licenses and software on Windows or Linux systems.

What we're looking for

  • Must have a Bachelor's in Electrical Engineering with 2+ years of experience or a Master's in Electrical Engineering.
  • Requires 3+ years of experience in hardware design or signal integrity with a foundation in transmission line theory and high-speed circuit principles.
  • Must have experience with PCB layout using Cadence Allegro and simulation tools like SPICE and 2D/3D field solvers (HFSS, Power SI).
  • Requires hands-on experience with high-speed characterization using oscilloscopes, TDRs, and VNAs.
  • Must have experience automating tasks and analyzing data through Python or Matlab scripting.
  • Must be able to commute to the San Jose, CA office 5 days per week.
  • Working experience with high-speed DDR PCIe links, NRZ and PAM4 SerDes, and PI analysis is a plus (preferred).
  • Experience with HSPICE, ADS, MATLAB, Cadence PowerSI AC/DC, and Allegro is a plus (preferred).

More like this

Similar roles

ASIC Packaging Signal/Power Integrity Hardware Engineer

Cisco

San Jose, CA 10 days ago
Signal Integrity (SI) Power Integrity (PI) ASIC Cadence Sigrity Ansys HFSS Keysight ADS SPICE Cadence APD Ansys EM PAM4 SerDes IBIS HBM UCIe CoWoS EMIB Vector Network Analysis Transmission Line Theory Electromagnetics
4+ yrs exp Hybrid

ASIC Packaging Signal/Power Integrity Hardware Engineer

Cisco

San Jose, CA 3 days ago $155,000–$222,600
ASIC Signal Integrity Power Integrity Cadence Sigrity Ansys HFSS Keysight ADS SPICE Cadence APD Ansys EM PAM4 SerDes IBIS Vector Network Analysis HBM UCIe CoWoS EMIB Transmission Line Theory Electromagnetics
4+ yrs exp Hybrid

Signal & Power Integrity Hardware ASIC Simulation Engineer

Cisco

San Jose, CA 80 days ago
Signal Integrity (SI) Power Integrity (PI) ASIC Cadence Sigrity Ansys HFSS Keysight ADS Cadence APD SPICE PAM4 SerDes 2.5D Fanout HBM UCIe IBIS Vector Network Analysis Transmission Line Theory Electromagnetics
4+ yrs exp Hybrid

Lead Signal & Power Integrity Hardware ASIC Simulation Engineer

Cisco

Remote (San Jose, CA) +7 80 days ago $183,800–$263,600
ASIC Signal Integrity Power Integrity Cadence Sigrity Ansys HFSS Keysight ADS Cadence APD SPICE PAM4 SerDes 2.5D Fanout HBM UCIe Vector Network Analysis IBIS Transmission Line Theory Electromagnetics PCB. Design IC Package Design
8+ yrs exp Remote

Senior Signal Integrity/Power Integrity Engineer

Amd

Santa Clara, CA 78 days ago $232,000–$348,000
Signal Integrity Power Integrity High-Speed Design PCB Design SPICE IBIS-AMI Ansys HFSS Cadence Sigrity Keysight ADS Python MATLAB PCIe Ethernet DDR TDR VNA High-Speed Oscilloscope Spectrum Analyzer Full-wave EM Analysis
10+ yrs exp

Senior Signal and Power Integrity Engineer

Nvidia

Santa Clara, CA 165 days ago
Signal Integrity Power Integrity HFSS Sigrity Hspice Cadence Allegro PCB Design PCIE LPDDR DDR GDDR MIPI HDMI USB TDR VNA Transmission Line Theory NRZ PAM4
4+ yrs exp