Senior Verification & Simulation Product Engineer

Amd

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
San Jose, CALongmont, CO
Salary
$164,000–$246,000 / yr
Posted
83 days ago
Freshness
Confirmed live yesterday
Closes
Aug 5, 2027

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $196k
This role $205k
$136k $258k
below market most similar roles pay here above market

This role pays more than 60% of similar roles. Most pay $169,655–$222,500 — the blue band above. At the midpoint, this role pays about $205k versus about $196k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 491 open roles on FindRole.

Listed pay typically runs $172,000–$258,000 across 491 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · Senior Verification & Simulation Product Engineer

The Senior Verification & Simulation Product Engineer serves as the technical owner for verification methodology and simulation technologies within the Vivado Design Tools team. This role involves leading the evolution of the simulation ecosystem by defining product direction, owning the roadmap for UVM-based verification flows, and managing RTL encryption and software delivery technologies. The successful candidate will translate real-world verification challenges into product innovations, collaborating with R&D and Sales to improve productivity for FPGA and adaptive SoC designs. Key technical requirements include deep expertise in SystemVerilog, VHDL, UVM, and HDL simulation. The position requires bridging engineering and product planning to solve complex verification problems, ensuring interoperability with third-party tools like Xcelium, Questa, and Riviera while managing licensing and deployment strategies for EDA tools.

What you'll do

  • Shape the strategic roadmap for simulation, RTL encryption, and deployment technologies based on customer needs and market trends.
  • Own the product roadmap for UVM-based verification flows, HDL simulation, and Vivado Simulator capabilities.
  • Define third-party partnership strategies to ensure interoperability and commercial alignment with tools like Xcelium and Questa.
  • Translate complex R&D innovations into clear methodology guidance, enablement content, and technical positioning for customers.
  • Serve as the primary technical resource for strategic sales opportunities and high-stakes customer escalations.
  • Represent AMD in industry standards bodies to influence the direction of IP protection and encryption standards.
  • Drive cross-functional alignment on initiatives spanning Engineering, Sales, Legal, and Support departments.
  • Mentor team members and model best practices for customer engagement and technical leadership.

What we're looking for

  • Bachelor’s, Master's, or PhD degree in Computer Science, Computer Engineering, or Electrical Engineering with related experience in UVM.
  • Deep expertise in UVM, SystemVerilog, and modern simulation methodologies.
  • Experience owning or significantly influencing a product roadmap in EDA, semiconductor tools, or a related technical domain (preferred).
  • Experience with RTL simulation, formal methods, and multi-language simulation (preferred).
  • Familiarity with IP protection/encryption technology and the surrounding compliance landscape (preferred).
  • Hands-on experience applying AI agents and copilots to drive EDA tools or automate engineering workflows (preferred).
  • Comfort with licensing models, enterprise software deployment, or platform engineering (preferred).
  • Proven ability to communicate complex technical concepts to diverse audiences, including engineers, executives, and customers (preferred).

More like this

Similar roles

Senior Verification Engineer

Nvidia

Santa Clara, CA 5 days ago $168,000–$264,500
UVM SystemVerilog Verilog Python C/C++ VCS Verdi GDB HLS DisplayPort HDMI MIPI DSI Functional Coverage Assertion-Based Verification Constrained-Random Stimulus Version Control
10+ yrs exp Hybrid

Senior Verification Engineer

Microsoft

Redmond, WA +1 7 days ago $119,800–$234,700
UVM System Verilog Python Shell Pearl Git ASIC FPGA IP Verification Silicon Chip Architecture Performance Instrumentation
5+ yrs exp

Senior Design Verification Engineer

Microsoft

11 days ago $119,800–$234,700
UVM C C++ ASIC SoC Pre-Silicon Verification Post-Silicon Validation FPGA Simulation Emulation Coverage Closure Jasper Formal Verification Testbench Development Silicon Bring-up Firmware Computer Architecture
5+ yrs exp Hybrid

Senior Verification Engineer, SoC

Nvidia

Santa Clara, CA +3 22 days ago $136,000–$218,500
System Verilog UVM C++ Object-Oriented Programming ASIC Verification SoC Architecture CPU Verification RTL FPGA Emulation
5+ yrs exp Hybrid

Senior SoC Verification Engineer

Arm Holdings

Austin, TX 63 days ago $161,500–$218,500
SystemVerilog Verilog UVM OVM RTL PCIe CXL DDRx LPDDRx HBM Python Perl C Assembler Formal Verification Clock Domain Crossing Power Aware Verification Emulation Platforms
5+ yrs exp Hybrid

Senior System Verification Engineer

Nvidia

Austin, TX 12 days ago $136,000–$212,750
RTL Verification Verilog Python Simulation HSPICE PrimeSim PCB Design ASIC FPGA System Validation Pre-silicon Verification System Design Flows
5+ yrs exp