Senior Product Planning Engineer, Simulation, Security, and Deployment

Amd

Confirmed live 2 days ago High trust
Hybrid

Quick summary

Work type
Hybrid
Location
San Jose, CALongmont, CO
Salary
$164,000–$246,000 / yr
Posted
37 days ago
Freshness
Confirmed live 2 days ago
Closes
Aug 5, 2027

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $186k
This role $205k
$134k most similar roles pay here $258k

This role pays more than 71% of similar roles. Most pay $155,675–$215,625 — the shaded band above. At the midpoint, this role pays about $205k versus about $186k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 367 open roles on FindRole.

Listed pay typically runs $166,400–$249,600 across 367 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · Senior Product Planning Engineer, Simulation, Security, and Deployment

As a Senior Product Planning Engineer - Simulation, Security, and Deployment, you will serve as the technical owner for verification methodology and simulation technologies within the Vivado Design Tools team. You will lead the evolution of the simulation ecosystem by defining product roadmaps for UVM-based verification flows, HDL simulation involving VHDL, Verilog, and SystemVerilog, and RTL encryption for IP protection. Your daily work involves bridging engineering, product planning, and technical marketing to translate complex verification challenges into innovations for FPGA and adaptive SoC designs. You will manage third-party partnership strategies, licensing models, and software delivery systems while representing the company in industry standards bodies. The role requires deep expertise in digital design verification and an AI-first mindset to improve productivity and interoperability across the EDA tool landscape for high-performance computing environments.

What you'll do

  • Serve as the technical owner for verification methodology and simulation technologies including UVM, SystemVerilog, and HDL simulation.
  • Define the strategic roadmap for Vivado's simulation ecosystem, RTL encryption, and software deployment technologies.
  • Translate complex customer requirements into product innovations to improve verification productivity and interoperability.
  • Develop third-party partnership strategies to ensure tool certification and commercial alignment across the EDA ecosystem.
  • Represent AMD in industry standards bodies to influence IP protection and encryption standards.
  • Create technical marketing content, including methodology guidance and enablement materials for customers.
  • Act as a primary technical resource for strategic sales opportunities and high-stakes customer escalations.
  • Influence executive-level decisions and drive cross-functional alignment between engineering, sales, and legal teams.

What we're looking for

  • Bachelor's, Master's, or PhD degree in Computer Science, Computer Engineering, or Electrical Engineering.
  • Deep expertise in UVM, SystemVerilog, and modern simulation methodologies.
  • Proficiency in RTL simulation using VHDL and Verilog.
  • Experience owning or influencing a product roadmap in EDA, semiconductor tools, or related technical domains.
  • Familiarity with IP protection, encryption technology, and the surrounding compliance landscape.
  • Hands-on experience applying AI agents and copilots to automate engineering workflows or solve technical problems.
  • Proven ability to communicate complex technical concepts to diverse audiences including engineers, customers, and executives.
  • Experience in licensing models, enterprise software deployment, or platform engineering is a plus.

More like this

Similar roles

ASIC Design Verification Engineer

Amd

Rochester, NY 24 days ago $144,800$217,200
SystemVerilog UVM RTL Mixed-Signal Verification Real-Number Modeling (RNM) Verilog-AMS SVA Assertion-Based Verification Co-simulation FPGA Prototyping Emulation Regression Automation

Solution Validation Engineer FPGA/SoC

Amd

San Jose, CA 8 days ago $166,400$249,600
FPGA SystemVerilog Verilog VHDL Vivado Vitis Embedded Linux Yocto C C++ Python Tcl PCIe LPDDR5 RISC-V ARM Cortex Baremetal Git Makefiles

RTL Design & Integration Engineer

Amd

San Jose, CA 20 days ago $166,400$249,600
Verilog SystemVerilog RTL Design VLSI FPGA Python Tcl Perl Shell Synopsys Design Compiler Primetime VCS Cadence Virtuoso UVM OVM STA Synthesis P&R GDSII Simulation
Hybrid

Senior Chip Lead Engineer SoC/ASIC

Amd

San Jose, CA 8 days ago $164,000$246,000
ASIC FPGA RTL Verilog SystemVerilog VHDL EDA Tools Physical Design Timing Closure Power Optimization DFT Silicon Validation Device Drivers Low-level Software AI/ML Accelerators
10+ yrs exp

Senior Product Security Engineer

Adobe

San Jose, CA 7 days ago $180,600$261,450
OWASP Top 10 CVSS v3.1 Burp Suite Python PowerBI JIRA REST API OAuth2 AWS Lambda API Gateway SQL Injection XSS SSRF IDOR SOAR Webhooks curl DevTools
5+ yrs exp

Senior Product Security Engineer I

Oscar Health

New York, NY 58 days ago
Application Security SAST DAST Vulnerability Management AI Integration Model Context Protocol (MCP) Code Review Risk Assessment Software Development
4+ yrs exp Hybrid