Senior Engineer, DRAM Applications

Samsung Semiconductor

Confirmed live today High trust

Quick summary

Work type
On-site
Location
San Jose, CA
Salary
$138,000–$206,000 / yr
Posted
90 days ago
Freshness
Confirmed live today

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $198k
This role $172k
$126k $254k
below market most similar roles pay here above market

This role pays less than 73% of similar roles. Most pay $171,762–$224,825 — the blue band above. At the midpoint, this role pays about $172k versus about $198k for comparable roles.

Based on 240 similar postings.

Employer

About Samsung Semiconductor

Samsung Semiconductor is the global semiconductor business unit of Samsung Electronics, designing and manufacturing memory chips, logic semiconductors, and foundry solutions for a broad range of applications.

Samsung Semiconductor currently has 36 open roles on FindRole.

Listed pay typically runs $163,000–$253,000 across 36 roles with salary data.

Most-posted roles

View all roles at Samsung Semiconductor

At a glance

TL;DR · Senior Engineer, DRAM Applications

Senior Engineer, DRAM Applications joins the application engineering team to provide technical support for customers and partners. This role involves troubleshooting urgent memory failures, performing joint validations, and conducting self-qualifications for memory products. The engineer will perform DRAM signal integrity and power integrity measurements, conduct timing analysis, and evaluate memory-related RAS features on next-generation server CPUs. Key responsibilities include creating experiments and tooling to diagnose memory health issues and coordinating with internal R&D teams on test specifications. Required skills include proficiency with Unix/Linux operating systems, scripting languages, and lab equipment like oscilloscopes and logic analyzers. Candidates must understand modern server architectures, including CPU, Memory, Networking, and PCIe components, while possessing experience in test automation, data analysis, and precision PCB rework within the semiconductor domain.

What does a Engineer earn in California?

Median $199500 from 103 postings across 31 companies.

See salary data

What you'll do

  • Diagnose root causes of system memory failures through technical troubleshooting with customers and partners.
  • Evaluate and validate memory-related RAS features on next-generation server CPUs.
  • Create experiments and tooling to proactively detect and diagnose memory health issues.
  • Perform DRAM signal integrity, power integrity, and timing analysis measurements.
  • Develop and publish updates on technical resolutions and communicate findings to internal teams.
  • Drive discussions with internal and external teams to improve test specifications and methodologies.

What we're looking for

  • Bachelor’s degree in Electrical, Computer Science, or related Physical Science with 3+ years of experience.
  • Master’s Degree with 1+ years of experience or industry experience (preferred).
  • Experience with DRAM memory products.
  • Background in Signal Integrity/Power Integrity (SI/PI) and timing measurements.
  • Familiarity with Unix/Linux operating systems and scripting languages.
  • Hands-on experience with lab equipment including digital multimeters, oscilloscopes, power supplies, and logic analyzers.
  • Familiarity with modern server architectures including CPU, Memory, Networking, and PCIe.
  • Experience with test automation, data analysis, and precision PCB/component rework.

More like this

Similar roles

Technical Account Manager, DRAM Business Enablement

Samsung Semiconductor

San Jose, CA 53 days ago $163,000–$253,000
DRAM Semiconductor Manufacturing Signal Integrity Power Integrity Timing Analysis Memory Controller Memory PHY RAS HBM LPDDR DDR System Architecture Product Change Notice Technical Program Management
10+ yrs exp

Advanced DRAM Lithography Engineer

IBM

Albany, NY 20 days ago
EUV Lithography DRAM Technology Semiconductor Patterning Computational Lithography Lithography Modeling Process Integration High-NA EUV Photoresists Mask Layout Design Root-Cause Analysis Quantum Computing High-Performance Computing Hybrid Cloud AI Materials Science
5+ yrs exp

Senior Memory Post Silicon Qualification Engineer

Nvidia

Santa Clara, CA 26 days ago $168,000–$264,500
GDDR LPDDR HBM Memory Qualification PHY Memory Controller SI/PI PVT IO Tuning Timing Margin Analysis Protocol Analyzers Oscilloscope DMM Firmware RAG
10+ yrs exp

DRAM Process Technologist

IBM

Albany, NY 20 days ago
DRAM Semiconductor Process Development Etch Deposition CMP Implant Thermal Processing Materials Science Device Physics Process Integration Root-Cause Analysis Modeling High-Performance Computing AI Quantum Computing Hybrid Cloud
8+ yrs exp

Senior SRAM Engineer

Nvidia

Remote (Santa Clara, CA) 64 days ago $196,000–$310,500
Circuit Design Cadence Virtuoso SPICE Verilog Python Perl Shell Static Timing Analysis EM IR Analysis Formal Functional Verification Layout Data Analysis
10+ yrs exp Remote