Senior Design Verification Engineer | Microsoft Careers

Microsoft

Actively hiring Verified listing
Redmond, WA · Mountain View, CA Posted 9 days ago $119,800$234,700 / year

At a glance

AI generated

TL;DR

The Senior Design Verification Engineer will join Microsoft’s AI Silicon Engineering (AISiE) SoC Design Verification team, collaborating with cross-discipline teams to develop verification environments and test cases for cutting-edge AI accelerators. Daily responsibilities include creating complex verification plans, developing comprehensive test suites, and implementing technical solutions to address design challenges. The role requires expertise in Verilog or VHDL, C/C++, Python, Ruby, or Perl, along with deep knowledge of System Verilog, UVM, and coverage closure. Ideal candidates have 6+ years of experience in silicon IP verification, chip architecture, hardware emulation, and firmware development, making significant contributions to the design and validation of advanced AI accelerators at Microsoft’s scale.

Skills

SystemVerilog UVM Python C/C++ VHDL Verilog Makefiles Agile Git CI/CD FPGA Hardware Emulation Embedded Systems Ruby Perl Docker Kubernetes

What you'll do

  • Develop complex verification environments and test suites at block, chip, and system levels.
  • Define verification plans with architects and design engineers to ensure comprehensive coverage.
  • Create and drive comprehensive test plans to cover all features thoroughly.
  • Design and implement technical solutions for complex quality challenges.
  • Develop verification components like scoreboards, sequences, and constrained random tests.

What we're looking for

  • Doctorate in relevant field with 1+ year of experience or Master's with 4+ years, or Bachelor's with 5+ years.
  • Over 6 years of experience creating simulation environments and debugging silicon IPs/systems.
  • At least 3 years of industry experience in chip or computer architecture.
  • Proficiency in Verilog/VHDL, C/C++, and scripting languages like Python or Perl.
  • In-depth knowledge of verification principles, System Verilog, UVM, and coverage closure.
  • Experience with hardware design for embedded systems and firmware development.
  • Familiarity with hardware emulation or FPGAs and ability to write synthesizable code.

Market check

Salary context

This $119,800–$234,700 range sits above 69% of similar postings on FindRole.

Peer median band

$125,825$218,500

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$149,962$203,200

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Microsoft

Microsoft Corporation is a global technology leader producing software, hardware, and cloud services including Windows, Office 365, Azure cloud platform, Xbox gaming, and Surface devices. Industry: Software & Cloud Computing

Microsoft currently has 451 open roles on FindRole.

Listed pay typically runs $119,800–$234,700 across 417 roles with salary data.

Most-posted roles

View all roles at Microsoft

More like this

Similar roles

Design Verification Engineer

Broadcom

Usa-Co Broomfield, US 38 days ago $108,000$172,800
SystemVerilog UVM SVA Perl Python Tcl git DesignSync Synopsys Cadence Mentor Palladium Veloce Zebu Xilinx ICL PDL Tessent

Senior Engineer - Design for Test (DFT) | Microsoft Careers

Microsoft

US 151 days ago $119,800$234,700
Verilog System Verilog Mentor Tessent Synopsys TestMax Tcl Perl AI ATE Static Timing Analysis Gate-level Simulation Coverage Analysis Waveform Debugging RTL Quality Assurance JTAG Memory BIST Scan Architecture EDA Tools Silicon Bring-up Yield & Diagnosis

Senior System Verification Engineer

Nvidia

Us, Ca, Santa Clara, US 140 days ago $168,000$264,500
C C++ SystemVerilog Verilog VHDL Perl Python UVM PCIe CXL NVLink IB Ethernet I2C I3C SPI UART Zebu_emulation