Principal Design Verification Engineer | Microsoft Careers

Microsoft

Actively hiring Verified listing
San Francisco Bay area · New York City metropolitan area Posted 11 days ago $142,800–$274,800 / year
View original post Log in to save

At a glance

AI generated

TL;DR

The Principal Design Verification Engineer will join Microsoft’s AI Silicon Engineering (AISiE) SoC Design Verification team, collaborating with cross-discipline teams to develop verification environments and test cases for cutting-edge AI accelerators. Daily responsibilities include creating complex pre-silicon functional verification plans at various levels, developing technical solutions to quality challenges, and implementing verification components such as scoreboards and assertions. The role requires expertise in Verilog or VHDL, C/C++, Python, and SystemVerilog, alongside experience with UVM, hardware emulation, and firmware development. Ideal candidates possess a deep understanding of verification principles and agile methodologies, with extensive industry experience in chip architecture and embedded systems design.

Skills

SystemVerilog UVM Python C/C++ VHDL Verilog Makefiles Agile Git FPGA Hardware Emulation CI/CD Ruby Perl

What you'll do

  • Create complex verification environments and tests at block, chip, and system levels.
  • Develop verification plans covering strategy, test environments, and requirements for IP/SS/SOC.
  • Drive test-plans to ensure complete feature coverage in pre-silicon functional verification.
  • Implement technical solutions to address complex quality and design challenges.
  • Develop verification components like scoreboards, sequences, constraints, assertions, and coverage.

What we're looking for

  • Doctorate in EE/CE/CS or equivalent with 3+ years of technical engineering, or Master's with 6+, or Bachelor's with 8+.
  • Over 9 years of experience creating simulation environments and developing tests for multiple silicon IPs/systems.
  • In-depth knowledge of verification principles, System Verilog, UVM, and coverage closure.
  • Proficiency in Verilog/VHDL, C/C++, and scripting languages like Python or Perl.
  • Experience with hardware design for embedded systems and firmware development including secure boot flow.
  • Familiarity with hardware emulation or FPGAs and ability to write synthesizable code.

Market check

Salary context

This $142,800–$274,800 range sits above 66% of similar postings on FindRole.

Peer median band

$139,900–$264,500

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$173,775–$216,250

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Microsoft

Microsoft Corporation is a global technology leader producing software, hardware, and cloud services including Windows, Office 365, Azure cloud platform, Xbox gaming, and Surface devices. Industry: Software & Cloud Computing

Microsoft currently has 451 open roles on FindRole.

Listed pay typically runs $119,800–$234,700 across 417 roles with salary data.

Most-posted roles

View all roles at Microsoft

More like this

Similar roles

Principal Design Engineer | Microsoft Careers

Microsoft

Redmond, WA, US 9 days ago $142,800–$274,800
Verilog SystemVerilog RTL Clock Domain Crossing (CDC) Lint Synthesis Timing constraints Power Performance Area (PPA) Post-Silicon Debug Fabric/Network On Chip Networking ASICs Complex Control Logic Die to die IP design CPU design Graphics core design Algorithmic designs for AI Script development

Design Verification Engineer

Broadcom

Usa-Co Broomfield, US 38 days ago $108,000–$172,800
SystemVerilog UVM SVA Perl Python Tcl git DesignSync Synopsys Cadence Mentor Palladium Veloce Zebu Xilinx ICL PDL Tessent