Senior Datacenter Product Development Engineer

Nvidia

Confirmed live today Trusted

Quick summary

Work type: On-site
Location: Santa Clara, CA
Employment: Full-time
Posted: 161 days ago
Freshness: Confirmed live today
Nearby: 99+ roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $197k

$142k $254k

below market most similar roles pay here above market

This listing doesn't post a salary. Most similar roles pay $158,460–$235,750.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 1623 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 1110 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Senior Datacenter Product Development Engineer

Role Posting Log in to save

The Senior Datacenter Product Development Engineer joins the engineering team to launch new boards for GPU Accelerated Server Platforms. This role involves productizing new GPU boards for server architectures with GPU-accelerated clusters, specifically optimized for Deep Learning, Artificial Intelligence, and Analytics environments. Key responsibilities include planning production processes, defining test requirements, and optimizing production lines to meet cost and quality metrics. The engineer will develop diagnostic tests for high-speed signals, debug complex hardware, firmware, and software interactions, and ensure compliance with DFx requirements. Required expertise includes server architectures, CPU baseboards, and GPU technology. Technical skills include proficiency in PCIe, InfiniBand, Ethernet, I3C/I2C, SPI, and USB interfaces, along with knowledge of FPGA/CPLD implementation, secure-boot, and Linux commands for hardware testing automation.

Skills

PCIe InfiniBand Ethernet I3C I2C SPI USB FPGA CPLD Python Shell Scripting Linux DFx Signal Integrity HPC Root-Cause Analysis HW Diagnostics FW Secure-Boot

What you'll do

Plan and develop new diagnostic tests and debug procedures for high-speed signals on next-generation products.
Debug complex hardware, firmware, and software interactions during system power-up and boot handshakes.
Ensure compliance with DFx requirements for signal integrity regarding layout, mechanical components, and assembly.
Own products end-to-end through the entire lifecycle to ensure successful production ramps.
Develop and deliver test specifications for system-level manufacturing screens to meet hardware coverage and quality requirements.
Collaborate with contract manufacturers to define assembly lines, test stations, and fixtures optimized for cost and throughput.
Analyze volume data and conduct lab experiments to create solutions for yield and test problems on the production floor.
Lead continuous improvement efforts on production screen specifications to minimize waste and meet DPPM requirements.

What we're looking for

BS/MS in EE/CE/CS or equivalent experience.
8+ years of experience in HW design, diagnostics/validation, or manufacturing test of ASIC chips, boards, and systems.
Proficiency in HW interfaces including PCIe (Gen4+), InfiniBand, Ethernet, I3C/I2C, SPI, and USB.
In-depth understanding of HPC server architecture and Out-of-Band management.
Familiarity with FPGA/CPLD implementation, FW secure-boot, and encrypted images.
Experience defining test and validation specifications for complex HW systems or HPC servers.
Prior experience in HW board/system electrical design, HW diagnostics software, or device drivers development (preferred).
Proficiency in Python, Shell scripting, and AI tools for HW testing automation and log parsing (preferred).

Save