R&D IC Design Engineer

Broadcom

Quick summary

Work type
On-site
Location
Irvine, CA
Salary
$127,100–$203,400 / yr
Posted
19 days ago
Closes
Jun 18, 2026

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $183k
This role $165k
$116k most similar roles pay here $229k

This role pays less than 65% of similar roles. Most pay $152,875–$213,375 — the shaded band above. At the midpoint, this role pays about $165k versus about $183k for comparable roles.

Based on 240 similar postings.

Employer

About Broadcom

Broadcom is a global semiconductor and infrastructure software company that designs and markets a wide range of networking, storage, and wireless connectivity solutions. Industry: Semiconductors & Infrastructure Software

Broadcom currently has 61 open roles on FindRole.

Listed pay typically runs $120,000–$192,000 across 60 roles with salary data.

Most-posted roles

View all roles at Broadcom

At a glance

TL;DR · R&D IC Design Engineer

As a senior chip design engineer on the high-speed communication team, you will architect block-level designs enabling 10Gbps to 400Gbps data transmission across various mediums including backplane, cable, and optical fiber. Your daily tasks include translating marketing and system requirements into detailed design specifications, conducting HDL coding, equivalency checking, timing analysis, and simulation scripting for IC design validation. You will also develop verification plans, perform power and resource trade-off analyses, and ensure low-power and testability in your designs. Essential skills include expertise in ARM subsystems, high-speed digital circuit design, 10G/100G Ethernet, OTN networks, RTL simulation, synthesis, and scripting languages like Verilog, VHDL, Unix/Perl, Python, and C. Experience with High-level Synthesis is beneficial. This role requires strong analytical skills, hands-on debugging experience, and the ability to collaborate effectively in a global team environment.

What you'll do

  • Develop block level design specifications for high-speed communication chips.
  • Conduct detailed HDL coding, equivalency checking, and timing analysis for ICs.
  • Generate verification plans and perform silicon debugging for complex designs.
  • Analyze power consumption, die size, and schedule trade-offs in chip development.
  • Script various IC tasks including STA, test bench creation, and simulations.
  • Ensure design meets low-power, testability, and manufacturing requirements.

What we're looking for

  • Minimum 10 years of experience in chip design or related field.
  • Strong knowledge of high-speed digital circuit design and ARM subsystems.
  • Proficiency in Verilog, VHDL, Unix/Perl scripting, and Python/C for ASIC development.
  • Expertise in low-power design, testability, and manufacturing processes.
  • Experience with RTL simulation, synthesis, and silicon debugging required.
  • Ability to perform detailed design document creation and schedule management.
  • Excellent analytical skills and hands-on lab experience in problem-solving.

More like this

Similar roles

R&D IC Design Engineer

Broadcom

Irvine, CA 159 days ago $141,300$226,000
Verilog VHDL Python C Unix Perl RTL simulation synthesis FEC design digital signal processing high speed digital circuit design ARM subsystem 10G/100G/200G/400G/800G Ethernet OTN network design for low power design for test design for manufacturing

R&D Engineer IC Design 4

Broadcom

Austin, TX 16 days ago $108,000$172,800
TCL Perl Synopsys Design Compiler Cadence RTL Compiler Primetime Liberty LIB models Synopsys Formality Cadence Conformal Spyglass Lint DFT svn git

Principal IC Design Engineer

Broadcom

Broomfield, CO 15 days ago $127,100$203,400
Verilog VHDL SystemVerilog SOC architecture DRAM interface design Cloud based documentation Signal Integrity Physical implementation Timing closure Process variation HDL languages

ASIC Design Engineer

Broadcom

Irvine, CA 65 days ago $108,000$172,800
EDA Synthesis Design_for_Test Floorplanning Place_and_Route Clock_Methodology Power_Planning_Analysis Timing_Closure Signal_Integrity Physical_Design_Checks

R&D Engineer IC Design

Broadcom

Irvine, CA 96 days ago $108,000$172,800
Python Perl RTL design Ethernet/IP switching Docker CI/CD PostgreSQL Kubernetes AWS Terraform

IC CAD Engineer

Broadcom

Chandler, AZ 47 days ago $127,100$203,400
Calibre Virtuoso PERL TCL SKILL UNIX StarRC HSPICE QRC SPECTRE Cadence_Skill CI/CD EDA Python PostgreSQL