Principal ASIC Design Engineer

Medtronic

Closes in 5 days

Quick summary

Work type
On-site
Location
Mounds View, MN
Salary
$140,000–$210,000 / yr
Posted
9 days ago
Closes
Jul 3, 2026 (soon)

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $196k
This role $175k
$129k most similar roles pay here $246k

This role pays less than 74% of similar roles. Most pay $175,000–$216,562 — the shaded band above. At the midpoint, this role pays about $175k versus about $196k for comparable roles.

Based on 240 similar postings.

Employer

About Medtronic

Medtronic plc is the world's largest medical technology company by revenue, specializing in device-based therapies for over 70 health conditions.

Medtronic currently has 68 open roles on FindRole.

Listed pay typically runs $124,800–$187,200 across 68 roles with salary data.

Most-posted roles

View all roles at Medtronic

At a glance

TL;DR · Principal ASIC Design Engineer

At Medtronic, the Principal ASIC Design Engineer role within the Cardiac Rhythm Management team involves comprehensive involvement in all phases of product development, from design definition and verification planning to physical implementation and system integration. This position requires expertise in System Verilog RTL designs, synthesis, Static Timing Analysis (STA), Place and Route (PAR), and low power methodologies like UPF/CPF. The ideal candidate will also have strong scripting skills in Python or similar languages and experience with Cadence CAD tools such as Genus, Innovus, and Voltus. With a focus on developing innovative low-power SoCs for life-saving medical devices, the role demands a deep understanding of how design impacts patient outcomes, along with proficiency in digital signal processing and lab automation methods.

What you'll do

  • Create System Verilog RTL designs from product specifications.
  • Perform ASIC physical design implementation including synthesis and STA.
  • Support verification efforts to improve coverage and debug design issues.
  • Collaborate with cross-functional teams for system integration and testing.
  • Conduct lab tests using equipment to verify IC functionality and operating range.

What we're looking for

  • Minimum 7 years of ASIC design experience required.
  • Bachelor’s degree in Electrical Engineering, Computer Engineering or related field required.
  • Experience with Cadence CAD tools such as Genus/Innovus/Voltus essential.
  • Strong scripting skills (Python, TCL, Perl) preferred.
  • Knowledge of Universal Verification Methodologies (UVM) beneficial.
  • Low power design methods and power analysis experience needed.
  • Digital Signal Processing (DSP) development expertise advantageous.

More like this

Similar roles

IP Integration Engineer

Broadcom

Fort Collins, CO 3 days ago $129,400$207,000
Cadence_Innovus SystemVerilog Verilog VHDL Python TCL Ruby Bash Perl Tempus Primetime Ansys_Redhawk Cadence_Virtuoso

ASIC Physical Design Principal Engineer

Cisco

Remote 2 days ago $231,400$331,800
Innovus Tempus Redhawk Voltus Calibre Python TCL Perl RTL2GDSII Hierarchical_Floorplanning Place_and_Route Static_Timing_Analysis Power_Integrity Equivalence_Checks Clock_Tree_Synthesis STA_setup Timing_Methodologies ECO_Implementation Functional_ECO Timing_ECO Automation Tapeouts 7nm 5nm 3nm
Remote

ASIC Design Engineer

Broadcom

Irvine, CA +1 87 days ago $108,000$172,800
EDA Synthesis Design_for_Test Floorplanning Place_and_Route Clock_Methodology Power_Planning_Analysis Timing_Closure Signal_Integrity Physical_Design_Checks

ASIC Design Engineer

Apple Inc

Santa Clara, CA 43 days ago $126,800$190,900
RTL micro-architecture DRAM PHY architecture DFI interface dram interface calibration performance characterization parallel computer architectures SOC performance simulators power simulators

ASIC Design Engineer

Nvidia

Santa Clara, CA 89 days ago $116,000$189,750
Verilog Perl Python C C++ Kubernetes Terraform Docker CI/CD PostgreSQL Git Jenkins Prometheus Grafana

ASIC Design Engineer

Apple Inc

Beaverton, OR 68 days ago
Verilog Python Perl TCL Kubernetes CI/CD Docker Git JIRA Confluence PostgreSQL Mentor Graphics Calibre Synopsys DC Cadence Genus VCS Simulator ModelSim