Physical Design Engineer, Synthesis and Implementation

Nvidia

Confirmed live today High trust

Quick summary

Work type
On-site
Location
Westford, MA
Salary
$116,000–$189,750 / yr
Employment
Full-time
Posted
1 day ago
Freshness
Confirmed live today

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $206k
This role $153k
$98k most similar roles pay here $282k

This role pays less than 89% of similar roles. Most pay $168,500–$243,562 — the shaded band above. At the midpoint, this role pays about $153k versus about $206k for comparable roles.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 1371 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 1096 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Physical Design Engineer, Synthesis and Implementation

The Physical Design Engineer, Synthesis and Implementation joins the Networking Silicon engineering team to develop high speed communication devices focused on delivering high throughput and low latency. This role involves owning RTL-to-gate synthesis and QoR convergence for complex digital blocks and hierarchical partitions while optimizing strategies, constraints, and flows to meet performance, power, and area targets. The engineer will analyze design bottlenecks, support physical implementation from floorplanning through routing, and automate design setup and reporting. Required skills include experience with advanced process nodes and proficiency in Synopsys Fusion Compiler or Cadence Genus. Candidates must possess strong analytical skills for timing analysis and QoR optimization, alongside technical proficiency in Python, Perl, Tcl, and Make. The role addresses critical challenges in the development of groundbreaking chips for high-performance networking applications.

What does a Physical Design Engineer earn?

Median $179650 from 40 postings across 9 companies.

See salary data

What you'll do

  • Own RTL-to-gate synthesis and QoR convergence for complex digital blocks and hierarchical partitions.
  • Optimize synthesis strategies, constraints, and flows to meet performance, power, and area targets.
  • Analyze design bottlenecks and QoR regressions to resolve issues with cross-functional teams.
  • Support physical implementation processes including floorplanning, power planning, routing, and timing closure.
  • Automate design setup, execution, reporting, and issue triage for project workflows.
  • Improve project-wide methodologies and best known methods for the synthesis team.

What we're looking for

  • BSEE, MSEE, or equivalent experience.
  • 2+ years of experience in synthesis and physical implementation on advanced process nodes.
  • Strong proficiency with Synopsys Fusion Compiler, Cadence Genus, or comparable synthesis tools.
  • Hands-on experience with synthesis constraints, timing analysis, QoR optimization, and the full place-and-route flow.
  • Strong analytical and debugging skills across RTL, synthesis, timing, and physical implementation.
  • Proficiency in Python, Perl, Tcl, and Make.
  • Strong communication and multi-functional collaboration skills.

More like this

Similar roles

Physical Synthesis CAD Engineer

Apple Inc

Santa Clara, CA 16 days ago $216,200–$324,800
Physical Synthesis RTL GDS TCL Python Perl Fusion Compiler Genus CAD Tools UPF Conformal LEC Formality Static Timing Analysis Place and Route
3+ yrs exp

Physical Synthesis CAD Engineer

Apple Inc

Austin, TX 16 days ago
Physical Synthesis RTL TCL Python Perl Fusion Compiler Genus UPF STA PnR Conformal LEC Formality CAD Tools Power Analysis Linting

Senior Physical Design Engineer

Nvidia

Westford, MA 1 day ago $136,000–$218,500
Physical Design VLSI RTL2GDS Timing Closure Power and Clock Distribution IR Drop Analysis RC Extraction Synopsys (ICC2 Cadence (Genus Python Perl Tcl Make
5+ yrs exp

Senior Physical Design and Timing Engineer

Nvidia

Westford, MA +1 1 day ago $168,000–$264,500
Static Timing Analysis STA Synthesis ECO RTL Floor-planning DFT Python Tcl Make Synopsys PrimeTime Cadence Tempus Physical Design
8+ yrs exp

Physical Synthesis CAD Engineer

Apple Inc

Cupertino, CA 16 days ago $129,300–$194,700
Physical Synthesis RTL GDS TCL Python Perl Fusion Compiler Genus UPF Conformal LEC Formality STA PnR CAD Tools