ML and AI Physical Design Methodology Engineer

Nvidia

Confirmed live today High trust

Quick summary

Work type
On-site
Location
Santa Clara, CAAustin, TXHillsboro, OR
Employment
Full-time
Posted
14 days ago
Freshness
Confirmed live today

Market check

Salary context

How this pay compares to similar roles

Similar $210k
$137k $277k
below market most similar roles pay here above market

This listing doesn't post a salary. Most similar roles pay $177,250–$241,750.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 1623 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 1110 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · ML and AI Physical Design Methodology Engineer

JOB TITLE: ML and AI Physical Design Methodology Engineer The ML and AI Physical Design Methodology Engineer joins the Networking Silicon engineering team to develop high-speed communication devices with high throughput and low latency. This role involves architecting, integrating, and deploying AI/ML-driven solutions into production physical design flows to solve state-of-the-art problems and improve PPA. Key responsibilities include developing flow and tool methodologies for P&R, timing analysis, closure, IR/Signal-EM convergence, power and noise analysis, back-end verification, chip floorplan, and power and clock distribution. The engineer will utilize data-based analysis and algorithmic solutions for PPA checks. Required skills include an MS in Electrical, Computer Engineering, or Computer Science, plus five years of ML/AI solution development experience. Technical requirements include strong Python and Tcl programming skills and familiarity with ML frameworks.

What you'll do

  • Architect, integrate, and deploy AI/ML-driven solutions into production physical design flows.
  • Develop creative solutions to state-of-the-art physical design problems to improve PPA.
  • Formulate and develop ML-based solutions for physical design challenges.
  • Develop flow and tool methodologies for P&R, timing analysis, and closure.
  • Manage convergence in IR/Signal-EM, power and noise analysis, and back-end verification.
  • Oversee chip floorplan, power and clock distribution, and chip assembly.
  • Perform data-based analysis and algorithmic solutions for PPA checks and improvements.

What we're looking for

  • MS in Electrical Engineering, Computer Engineering, Computer Science, or equivalent experience.
  • 5+ years of experience in ML/AI based solution development.
  • Strong Python and Tcl programming skills with familiarity in ML frameworks.
  • Proven experience in implementing ML-based solutions.
  • Experience with Physical Design workflows.
  • Ability to formulate, develop, and automate workflows.
  • Knowledge of P&R, timing analysis, IR/Signal-EM convergence, power/noise analysis, and back-end verification.
  • Knowledge of chip floorplan, power and clock distribution, and chip assembly.

More like this

Similar roles

Physical Design Methodology CAD Engineer

Apple Inc

Austin, TX 40 days ago
Physical Design CAD Tools Tcl Python Perl PNR Static Timing Analysis STA RC Extraction EMIR ML GenAI Physical Design Verification Signoff SoC Design
3+ yrs exp

Physical Design Methodology CAD Engineer

Apple Inc

San Jose, CA 40 days ago $150,400–$277,600
Physical Design CAD Tools Tcl Python Perl PNR Static Timing Analysis STA RC Extraction EMIR ML GenAI SoC Design Physical Verification
3+ yrs exp

Physical Design Methodology CAD Engineer

Apple Inc

San Diego, CA 40 days ago $142,300–$263,300
Physical Design CAD Tools Tcl Python Perl PNR Static Timing Analysis STA RC Extraction EMIR ML GenAI SoC Design Physical Verification
3+ yrs exp

Physical Design Methodology CAD Engineer

Apple Inc

Santa Clara, CA 40 days ago $150,400–$277,600
Physical Design CAD Tools Tcl Python Perl PNR Static Timing Analysis STA RC Extraction EMIR ML GenAI SoC Design Physical Verification
3+ yrs exp

Physical Design Methodology CAD Engineer

Apple Inc

Beaverton, OR 40 days ago
Physical Design CAD Flow Tcl Python Perl PNR Static Timing Analysis STA RC Extraction EMIR ML GenAI Physical Verification SoC Design
10+ yrs exp

Senior Physical Design Engineer

Nvidia

Santa Clara, CA +1 18 days ago $168,000–$264,500
VLSI Physical Design P&R Timing Closure Static Timing Analysis IR Drop Analysis Physical Verification RC Extraction Python Perl Tcl Make Synopsys (ICC2 Cadence (Innovus Mentor Graphics ASIC Power Distribution Clock Distribution
8+ yrs exp