Microprocessor VLSI Physical Design Engineer

Amd

Confirmed live today High trust

Hybrid

Quick summary

Work type: Hybrid
Location: Fort Collins, CO
Salary: $144,800–$217,200 / yr
Posted: 2 days ago
Freshness: Confirmed live today
Closes: Nov 3, 2027
Nearby: 99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $198k

This role $181k

$135k $240k

below market most similar roles pay here above market

This role pays less than 58% of similar roles. Most pay $168,425–$227,500 — the blue band above. At the midpoint, this role pays about $181k versus about $198k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 491 open roles on FindRole.

Listed pay typically runs $172,000–$258,000 across 491 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · Microprocessor VLSI Physical Design Engineer

Role Posting Log in to save

The Microprocessor VLSI Physical Design Engineer joins the Cores Organization to serve as a technical expert for next-generation cores and caches. This role involves high-speed VLSI design in deep submicron FinFET processes, where the engineer will optimize power, performance, area, and schedule while solving complex design and tool problems. Key responsibilities include collaborating with RTL and physical designers, creating technical presentations, and performing chip-level floor planning, bus and pin planning, clock tree synthesis, placement, routing, parasitic extraction, static timing analysis, IR drop analysis, electromigration, and physical verification. The position requires proficiency in Verilog RTL, digital circuits, high-speed flops, synchronizers, level shifters, and SRAM. Candidates should also possess programming skills in Perl, C, and Tcl to support hardware design and computer architecture tradeoffs.

Skills

VLSI FinFET Verilog RTL Static Timing Analysis Clock Tree Synthesis Physical Verification Floor planning Routing Parasitic Extraction IR drop analysis Electromigration Perl C Tcl SRAM Computer Architecture Digital Circuits

What you'll do

Perform high-speed VLSI design using deep submicron FinFET processes.
Optimize power, performance, area, and schedule in coordination with RTL and physical designers.
Solve complex design and tool problems using groundbreaking, innovative approaches.
Create technical presentations for peers and management.
Modify complex Verilog RTL to improve timing or power performance.
Execute chip-level floor planning, clock tree synthesis, placement, and routing.
Perform static timing analysis, IR drop analysis, and physical verification.

What we're looking for

Experience in high-speed VLSI design in deep submicron FinFET processes.
Strong analytical thinking, problem-solving skills, and excellent attention to detail.
Excellent verbal and written communication skills.
Ability to work in a team environment and meet deadlines on long-term programs.
BS/MS in EE, CS, CSE (or similar) (preferred).
Hardware design experience (preferred).
Hands-on experience in high-speed VLSI design (preferred).
Excellent understanding of computer architecture, hardware concepts, and design tradeoffs (preferred).

Similar roles

Senior Microprocessor VLSI Physical Design Engineer

Amd

Fort Collins, CO 128 days ago $178,400–$267,600

VLSI Physical Design Verilog RTL Static Timing Analysis Clock Tree Synthesis Floor planning Placement Routing Parasitic Extraction IR drop analysis Electromigration Physical Verification Sign Off Perl C Tcl Computer Architecture SRAM Digital Circuits

Save

ASIC Physical Design Engineer

Cisco

San Jose, CA 9 days ago $155,000–$222,600

RTL-to-GDSII Physical Design Static Timing Analysis STA Clock Tree Synthesis CTS Floorplanning Place and Route Power Integrity Equivalence Checks Innovus Tempus Primetime Redhawk Voltus Calibre Python TCL Perl DFT

5+ yrs exp

Save

CPU Physical Design Engineer

Qualcomm

Austin, TX 49 days ago $216,600–$325,000

CPU Design micro-architecture Logic Design Physical Design Verilog VHDL C C++ Python Perl Formal Verification Silicon Validation Synthesis Design Verification Computer Architecture Waveform Debugging

8+ yrs exp

Save

CPU Physical Design Engineer

Apple Inc

Santa Clara, CA 49 days ago $150,400–$277,600

RTL-to-GDS Logic Synthesis Place-and-Route PnR STA Power Analysis floor-planning Digital Circuits Perl TCL Timing Budgeting Pin-placement PPA Memory Macros Standard Cells

3+ yrs exp

Save

CPU Physical Design Engineer

Apple Inc

Santa Clara, CA 49 days ago $184,700–$324,800

RTL-to-GDS Logic Synthesis place-and-route PnR STA Power Analysis Perl TCL Digital Circuits floor-planning Timing Budgeting Physical Integration Verification

10+ yrs exp

Save

CPU Physical Design Engineer

Apple Inc

Beaverton, OR 49 days ago

RTL-to-GDS Logic Synthesis place-and-route PnR STA Power Analysis Perl TCL Digital Circuits floor-planning Timing Budgeting Physical Integration Verification PPA Memory Macros Library Standard Cells

10+ yrs exp

Save