Memory Design Engineer

Arm Holdings

Confirmed live yesterday High trust
Hybrid

Quick summary

Work type
Hybrid
Location
Austin, TX
Salary
$130,100–$176,000 / yr
Posted
55 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $200k
This role $153k
$116k $264k
below market most similar roles pay here above market

This role pays less than 88% of similar roles. Most pay $168,500–$231,825 — the blue band above. At the midpoint, this role pays about $153k versus about $200k for comparable roles.

Based on 240 similar postings.

Employer

About Arm Holdings

Arm Holdings plc is a leading British semiconductor and software design firm, established in 1990 and recognized for developing energy-efficient processor architectures that power nearly all smartphones and a vast range of IoT and computing devices.

Arm Holdings currently has 110 open roles on FindRole.

Listed pay typically runs $207,800–$281,200 across 108 roles with salary data.

Most-posted roles

View all roles at Arm Holdings

At a glance

TL;DR · Memory Design Engineer

JOB TITLE: Memory Design Engineer The Memory Design Engineer joins the memory development group to design and validate best-in-class memories for Arm CPUs, GPUs, and SoCs. Working with the circuit and layout team, you will perform transistor-level full-custom design, collaborate on layout realization, and develop new features to optimize performance, power, and area targets on advanced 3nm and beyond process technology nodes. Your daily work involves the full development flow, including design specification, circuit design, design margining, physical verification, memory characterization, and FE verification. You will utilize Cadence Virtuoso, Spice, and FastSpice simulators while leveraging AI to develop scripts for execution efficiency. The role requires expertise in deep submicron technologies, SRAM principles, and physical IP design to solve complex memory architecture challenges for high-performance computing components.

What you'll do

  • Perform transistor-level full-custom design and collaborate with physical design teams for layout realization.
  • Develop and optimize new memory features to meet Performance, Power, and Area targets on 3nm and beyond nodes.
  • Execute the full memory development flow including design specification, circuit design, and physical verification.
  • Perform memory characterization, FE verification, and QA flow for memories used in CPUs, GPUs, and SoCs.
  • Develop scripts using AI to improve execution efficiency and design quality.
  • Ensure high-performance memory designs with the lowest possible power consumption for Arm products.

What we're looking for

  • Master's in Electrical Engineering, Computer Engineering, or a related technical field with an emphasis in VLSI design.
  • Bachelor's degree in Electrical Engineering or Computer Engineering with relevant work experience.
  • 2-5 years of circuit design experience (SRAM preferred).
  • Project experience in physical IP design including memories, standard cells, IOs, or PHYs.
  • Understanding of basic memory principles, especially for SRAM, and technology trade-offs in deep-submicron technologies.
  • Experience with Cadence Virtuoso or similar schematic and layout editing tools, and with Spice and FastSpice simulators.
  • Designed on silicon technologies equal or smaller than 28nm (preferred).
  • Exposure to CMOS layout, statistical simulations, coding in Perl, .tcl, Java, UNIX, and AI tools (preferred).

More like this

Similar roles

Memory Circuit Design Engineer

Broadcom

Rochester, MN 47 days ago
Memory Compiler SRAM Register-files ROM Circuit Design Python DFT Signal Integrity EM/IR Layout Integration Post-layout Simulation Verification
8+ yrs exp

Staff Memory Circuit Design Engineer

Broadcom

Mendota Heights-Northland 60 days ago $109,700–$175,500
SRAM Register-files ROM Circuit Design Signal Integrity DFT Python Post-layout Simulation
8+ yrs exp

CPU SRAM Design Engineer

Qualcomm

Austin, TX 9 days ago $129,500–$194,300
SRAM Design Register File Verilog Schematic Capture Circuit Simulation Monte Carlo Analysis Static Timing Analysis FinFET Nanosheet Custom Memory Layout Functional Verification BIST DFT NanoTime Ansys EMIR ESP-CV Liberate Power Analysis Timing Characterization
2+ yrs exp

Senior SRAM Engineer

Nvidia

Remote (Santa Clara, CA) 48 days ago $196,000–$310,500
Circuit Design Cadence Virtuoso SPICE Verilog Python Perl Shell Static Timing Analysis EM IR Analysis Formal Functional Verification Layout Data Analysis
10+ yrs exp Remote

CPU SRAM Design & Layout Engineer

Qualcomm

Santa Clara, CA 32 days ago $147,900–$221,900
SRAM Design Register Files Cadence Virtuoso Calibre LVS/DRC FinFET Nanosheet Static Timing Analysis Monte Carlo Analysis Verilog BIST DFT EMIR Analysis NanoTime Ansys EMIR ESP-CV Liberate SKILL Physical Verification Circuit Simulation Floorplanning
5+ yrs exp

Memory Control Design Engineer

Qualcomm

San Diego, CA 24 days ago $121,800–$182,600
ASIC Design RTL DDR LPDDR PCDDR C C++ Synthesis Timing Closure Physical Design Gate Level Simulation Power Analysis x86 ARM Micro-architecture Logic Design
2+ yrs exp