Lead Software Engineer, FPGA 1

L3Harris

Confirmed live today Trusted

Quick summary

Work type
On-site
Location
Carlsbad, CASalt Lake City, UT
Salary
$135,000–$250,500 / yr
Posted
18 days ago
Freshness
Confirmed live today

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $191k
This role $193k
$121k $264k
below market most similar roles pay here above market

This role pays more than 55% of similar roles. Most pay $165,063–$216,250 — the blue band above. At the midpoint, this role pays about $193k versus about $191k for comparable roles.

Based on 240 similar postings.

Employer

About L3Harris

L3Harris Technologies is a US aerospace and defense technology company providing space and airborne systems, communications, electronic warfare, and missile propulsion solutions for government and commercial customers.

L3Harris currently has 877 open roles on FindRole.

Listed pay typically runs $106,500–$197,500 across 350 roles with salary data.

Most-posted roles

View all roles at L3Harris

At a glance

TL;DR · Lead Software Engineer, FPGA 1

Lead, Software Engineer - FPGA 1 joins a collaborative team to develop advanced electronic warfare and wireless digital communications systems. This role involves contributing across the full design lifecycle, including proposals, requirements definition, RTL development, simulation, synthesis, place-and-route, verification, test, system integration, and field support. The engineer will implement complex modem and digital signal processing algorithms in FPGA-based programmable logic. Key technical skills include VHDL, Verilog, and high-level synthesis. Candidates must utilize tools such as ModelSim, Synplify, Vivado, and Quartus while managing interfaces like Ethernet, SPI, UART, SDRAM, JESD, and PCIe. The work focuses on electronic warfare, signal detection, classification, identification, radar systems, digital modulation, forward error correction, and machine learning to solve critical wireless communication and signal processing problems.

What you'll do

  • Develop advanced electronic warfare and wireless digital communications systems.
  • Execute the full design lifecycle including requirements definition, RTL development, and synthesis.
  • Perform FPGA verification using simulation and unit testing methods.
  • Implement complex modem and digital signal processing algorithms in programmable logic.
  • Achieve timing closure in large FPGA designs using industry-standard tools.
  • Conduct hands-on laboratory debugging using oscilloscopes, logic analyzers, and signal generators.
  • Lead small teams of technical contributors to achieve project milestones.
  • Integrate industry-standard interfaces such as Ethernet, SPI, UART, and PCIe.

What we're looking for

  • Bachelor’s Degree and minimum 9 years of prior relevant experience.
  • Graduate Degree and a minimum of 7 years of prior related experience.
  • Minimum of 13 years of prior related experience in lieu of a degree.
  • Current DOD clearance or the ability to acquire one.
  • U.S. citizenship is required to obtain a security clearance.
  • Experience developing in VHDL (preferred).
  • Master’s degree in computer science, computer engineering, software engineering, or electrical engineering (preferred).
  • Experience leading small engineering teams or technical contributors (preferred).

More like this

Similar roles

Lead Software Engineer, FPGA 1

L3Harris

Salt Lake City, UT +1 18 days ago $135,000–$250,500
FPGA VHDL Verilog DSP RTL ModelSim Vivado Quartus Synplify MATLAB Simulink C C++ C# Machine Learning PCIe Ethernet SPI UART Git HLS
9+ yrs exp

Lead FPGA Engineering

L3Harris

Carlsbad, CA 60 days ago $127,500–$236,500
FPGA VHDL Verilog DSP Digital Signal Processing HLS ModelSim Xilinx Vivado ISE Altera Quartus Matlab SystemC C C++ Git Bitbucket JIRA Ethernet PCIe SPI UART SDRAM DDR3 JESD FEC LDPC
9+ yrs exp

Lead FPGA Engineering

L3Harris

Carlsbad, CA 60 days ago $127,500–$236,500
FPGA VHDL Verilog DSP Digital Signal Processing ModelSim Xilinx Vivado Altera Quartus HLS Matlab SystemC C C++ Git Bitbucket JIRA Ethernet PCIe SPI UART SDRAM DDR3 JESD FEC LDPC
9+ yrs exp

Specialist FPGA Design Engineer 1

L3Harris

Salt Lake City, UT 5 days ago
FPGA VHDL Verilog Digital Signal Processing ModelSim Xilinx Vivado Altera Quartus Matlab Simulink C C++ C# Git Ethernet SPI UART SDRAM DDR3 JESD PCIe Timing Closure
4+ yrs exp

Senior Specialist Electrical Engineer, FPGA 1

L3Harris

Palm Bay, FL 28 days ago
FPGA ASIC VHDL DSP MatLab Simulink Vivado Quartus Digital Signal Processing Modulation Demodulation Forward Error Correction Ethernet SPI UART SDRAM DDR3 JESD PCIe RF Communications SATCOM
6+ yrs exp

Senior Specialist Electrical Engineer, FPGA 1

L3Harris

Palm Bay, FL 28 days ago
FPGA ASIC VHDL DSP MatLab Simulink Vivado Quartus Digital Signal Processing Modulation Demodulation Forward Error Correction Ethernet SPI UART SDRAM DDR3 JESD PCIe RF Communications SATCOM
6+ yrs exp