Lead Memory Systems Design Engineer

Amd

Confirmed live 2 days ago High trust

Quick summary

Work type
On-site
Location
Austin, TX
Salary
$163,200–$244,800 / yr
Posted
3 days ago
Freshness
Confirmed live 2 days ago
Closes
Oct 29, 2027
Nearby
99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $199k
This role $204k
$141k $256k
below market most similar roles pay here above market

This role pays more than 52% of similar roles. Most pay $167,375–$231,300 — the blue band above. At the midpoint, this role pays about $204k versus about $199k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 506 open roles on FindRole.

Listed pay typically runs $172,000–$258,000 across 506 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · Lead Memory Systems Design Engineer

Role Posting Log in to save

The Lead Memory Systems Design Engineer joins the client and graphics platform engineering team to qualify and deliver cutting-edge memory technologies for PCs, gaming, data centers, artificial intelligence, and embedded products. This role involves leading post-silicon system memory teams to enable, debug, and qualify technologies like LPDDR5x/6, DDR5, and GDDR6/7 for leading-edge SOCs. Key responsibilities include providing systems engineering support for memory interface IP, leading product bring-up from first silicon, and driving cross-functional feature optimization and characterization. Candidates must possess deep knowledge of DRAM, memory controller, and PHY architecture, alongside experience with high-speed protocols, signal integrity, and power integrity. Required skills include hands-on laboratory experience with oscilloscopes and logic analyzers, plus proficiency in Windows, Linux, and scripting languages like Ruby, Python, or Perl.

Skills

DRAM Memory Controller PHY LPDDR5x DDR5 GDDR6 Signal Integrity Power Integrity Python Ruby Perl Linux Windows BIOS Firmware Oscilloscope Logic Analyzer BERT High-Speed I/O Root Cause Analysis

What you'll do

  • Provide systems engineering and post-silicon support for DDR, LPDDR, and GDDR memory interface IP.
  • Prepare test plans, simulation results, automation scripts, and BIOS readiness for post-silicon validation.
  • Lead new product bring-up support from first silicon in the lab through initial production.
  • Drive cross-functional teams to support feature enablement, optimization, and characterization efforts.
  • Perform system-level debug and root cause analysis to identify issues in hardware and software blocks.
  • Verify fixes for hardware and software sightings with ATE, platform, design, and firmware teams.
  • Support technical issues on customer platforms as requested by the customer support team.

What we're looking for

  • Bachelor's or master's degree in electrical or computer engineering.
  • Provide systems engineering and post-silicon support for DDR/LPDDR/GDDR Memory interface IP.
  • Lead pre-silicon engagement including test plans, simulation results, automation scripts, and BIOS readiness.
  • Lead new product bring-up support from first silicon through initial production.
  • Drive cross-functional teams for feature enablement, optimization, and characterization.
  • Lead system-level debug and root cause analysis for HW/SW blocks.
  • Deep knowledge of DRAM, Memory controller, and PHY architecture and design concepts (preferred).
  • Experience with high-speed protocols, I/O design, and laboratory equipment like Oscilloscopes and BERT (preferred).

Related searches

More Lead Memory Systems Design Engineer jobs Lead Memory Systems Design Engineer jobs in Austin All jobs at Amd

More like this

Similar roles

Memory PHY Principal Design Engineer

Amd

Santa Clara, CA 23 days ago $232,000–$348,000
Memory PHY LPDDR DDR GDDR HBM SerDes Verilog SystemVerilog Python Perl Tcl RTL Mixed-Signal Integration Static Timing Analysis Synthesis UPF Power Optimization Silicon Bring-up Firmware Integration
Save

Lead Hardware Systems Design Engineer

Amd

Secaucus, NJ 17 days ago $165,600–$248,400
PCB Design Hardware Design Signal Integrity Power Integrity System Architecture PCIe DDR Ethernet USB SAS/SATA System Bring-up Simulation Power Delivery Architecture
Save

Memory Design Engineer

Arm Holdings

Austin, TX 77 days ago $130,100–$176,000
VLSI Design SRAM Cadence Virtuoso SPICE FastSpice CMOS Layout Perl .tcl Java UNIX Monte-Carlo Physical Verification Circuit Design Memory Architecture AI Tools
2+ yrs exp Hybrid
Save

Lead Systems Design Engineer

Amd

Austin, TX 75 days ago $163,200–$244,800
Firmware C C++ Python Linux Windows OpenBMC SMC Redfish I2C I3C USB Git Perforce Computer Architecture Device Drivers Protocol Analyzer Oscilloscope Hypervisors Out Of Band Management
Save

Memory Control Design Engineer

Qualcomm

San Diego, CA 46 days ago $121,800–$182,600
ASIC Design RTL DDR LPDDR PCDDR C C++ Synthesis Timing Closure Physical Design Gate Level Simulation Power Analysis x86 ARM Micro-architecture Logic Design
2+ yrs exp
Save