Memory Control Design Engineer

Qualcomm

Actively hiring
San Diego, Ca,Us, US Posted 55 days ago $115,600$173,400 / year

At a glance

AI generated

TL;DR

The ASIC Design Engineer role at Qualcomm Technologies Inc.'s Memory Controller Design Team involves developing high-speed DDR controllers for QCT products, focusing on the front-end interface with CPUs, DSPs, and multimedia processors. The candidate will be responsible for designing and implementing RTL code, collaborating closely with verification engineers to ensure high-quality designs, and conducting synthesis, timing closure, and physical design support tasks. Key responsibilities include debugging designs both independently and in collaboration with other teams during integration phases, as well as contributing to C/C++ modeling of memory controller IP. The ideal candidate has 3-8 years of experience with DDR controller architectures and familiarity with x86 or ARM CPU/bus architectures, aiming to enhance design methodologies for improved productivity and quality results within a large-scale semiconductor environment.

Skills

Verilog SystemC VHDL RTL UVM C C++ DDR LPDDR PCDDR x86 ARM Synopsys Cadence TCL Mentor Graphics Python Git SVN JIRA Confluence

What you'll do

  • Design and develop high-speed DDR controller interfaces for CPUs, DSPs, and multimedia processors.
  • Implement RTL code and collaborate with verification engineers to ensure design quality.
  • Debug memory controller designs and provide support during chip integration.
  • Conduct synthesis, timing closure, physical design support, and gate-level simulations.
  • Participate in C/C++ modeling of memory controller IP and contribute to design methodology improvements.

What we're looking for

  • At least 3-8 years of experience in ASIC design engineering.
  • Expertise in DDR controller architectures, particularly the front-end interface to CPU/DSP/MMU.
  • Proficiency with x86 or ARM CPU/bus architectures.
  • Strong skills in RTL implementation and collaboration with verification engineers.
  • Experience in synthesis, timing closure, physical design support, gate-level simulations, and power analysis.
  • Ability to contribute to C/C++ modeling of memory controller IP.
  • Regular contributions to improving design methodology for productivity and quality.

Market check

Salary context

This $115,600–$173,400 range sits above 18% of similar postings on FindRole.

Peer median band

$148,300$221,800

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$156,000$216,250

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 569 open roles on FindRole.

Listed pay typically runs $148,300–$224,400 across 536 roles with salary data.

Most-posted roles

View all roles at Qualcomm

More like this

Similar roles

Digital ASIC Design Engineer

Qualcomm

San Diego, Ca,Us, US 20 days ago $98,500$147,700
Verilog SystemVerilog VHDL Python Perl RTL SoC ASIC Clock_design Power_related_features Design_verification Simulation Scripting_languages Automation_tools

Senior Memory Controller Verification Engineer

Nvidia

Us, Ca, Santa Clara, US 8 days ago $136,000$218,500
SystemVerilog UVM C++ Python Perl Shell scripting VCS Debussy GDB ASIC verification dynamic memory controllers ddr2 ddr3 ddr4 ddr5 lpddr2 lpddr3 lpddr4 lpddr5 lpddr6 HBM GDDR

Senior SRAM Circuit Design Engineer

Nvidia

Us, Ca, Santa Clara, US 42 days ago $168,000$264,500
Perl Python Verilog VHDL SPICE Tcl Make RTL Simulation tools Waveform debugging tools ASIC design flow Custom circuit design SRAM design Transistor-level circuit design Power analysis Timing characterization Circuit verification Scripting languages Automation methods

Hardware Applications Engineer

Qualcomm

Santa Clara, Ca,Us, US 23 days ago $143,400$215,000
SoC CPUs GPUs NPUs DSPs Power_architecture PDN_analysis SI/PI_fundamentals USB PCIe CSI DSI PCB_design Python Shell_scripting Linux RTOS Git JIRA Confluence

System Design Engineer

Nvidia

Us, Ca, Santa Clara, US 16 days ago $168,000$258,750
PCB Linux Windows Oscilloscope Multimeter LogicAnalyzer

Senior Hardware Design Engineer

General Motors (GM)

Remote (Gm Global Technical Center - Cole Engineering Center Podium, US) 80 days ago
Mentor_Graphics schematic PCB_layout MathCad PSpice Saber Ethernet PCIe SerDes eFuse FET Thermal LiB DC_DC FMEA Preliminary_Hazard_Analyses embedded_software verification_and_validation high_speed_Communication_Buses Body_controls lighting_controls
Remote