Interconnect Performance Engineer

Amd

Confirmed live yesterday High trust

Quick summary

Work type: On-site
Location: Austin, TX
Salary: $144,800–$217,200 / yr
Posted: 8 days ago
Freshness: Confirmed live yesterday
Closes: Sep 2, 2027
Nearby: 99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $208k

This role $181k

$132k most similar roles pay here $260k

This role pays less than 64% of similar roles. Most pay $175,000–$240,200 — the shaded band above. At the midpoint, this role pays about $181k versus about $208k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 367 open roles on FindRole.

Listed pay typically runs $166,400–$249,600 across 367 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · Interconnect Performance Engineer

Role Posting Log in to save

As an Interconnect Performance Engineer on the Infinity Fabric Architecture and Performance team, you will define and deliver next-generation Fabric Interconnects to provide low latency, high efficiency connectivity to memory systems across various product lines. You will perform RTL performance analysis and verification, conduct theoretical analysis of memory system optimizations, and develop benchmarks in simulation and emulation environments. Your daily work involves debugging performance failures, identifying design bottlenecks, and developing debug infrastructure and visualization tools while leveraging AI-based automation. The role requires expertise in hardware simulation, system level performance analysis, Verilog, SystemVerilog, C, C++, and scripting languages like Python or Perl. You will address complex technical challenges involving multiprocessor coherency, memory ordering, I/O ordering, interrupts, MMU, and cache architectures to solve critical interconnect and memory system problems for high-performance SoC designs.

Skills

RTL Verilog SystemVerilog C C++ Python Perl Hardware Simulation Emulation SoC Interconnects Performance Analysis Debug Infrastructure Automation multiprocessor coherency Cache Architecture MMU

What you'll do

Perform RTL performance analysis and verification for the Infinity Fabric Interconnect.
Execute performance verification plans at both the IP and SoC levels using simulation and emulation.
Conduct theoretical analysis of memory system optimizations and develop corresponding benchmarks.
Debug performance failures and identify design bottlenecks to propose architectural or RTL solutions.
Develop and enhance debug infrastructure, tooling, and visualization solutions for faster root-cause identification.
Leverage AI-based tools and automation to improve engineering productivity and performance workflows.

What we're looking for

Bachelor's, Master's, or PhD degree in Electrical or Computer Engineering.
Proven experience in RTL performance analysis and debug using hardware simulation/emulation platforms.
Experience with simulation testbench bring-up, configuration, and development of new performance test cases.
System-level performance debug experience across complex IP interactions including CPU, GPU, and I/O workloads.
Deep understanding of memory system architecture and interconnect design.
Excellent knowledge of Verilog and SystemVerilog.
Working knowledge of C, C++, and a scripting language such as Python or Perl.
Solid understanding of multiprocessor coherency, memory ordering, I/O ordering, interrupts, MMU, and cache architectures.

Similar roles

SOC Performance Engineer

Amd

Austin, TX 30 days ago $144,800–$217,200

C C++ Computer Architecture SoC GPU NPU Performance Modeling System Simulation Post-Silicon Debug Compiler Hypervisors Operating Systems Drivers Statistical Modeling Microarchitecture ISA

Save

Staff SoC Power Performance Verification Engineer

Arm Holdings

Austin, TX 31 days ago $198,100–$268,000

SoC RTL Verilog SystemVerilog Hardware Emulation Python C C++ Ruby Linux Git Subversion ARM Architecture Cache Architecture MMU Compiler Assembler Device Drivers

Hybrid

Save

Senior Design Engineer, Coherent High Speed Interconnect

Nvidia

Santa Clara, CA 51 days ago $168,000–$264,500

Verilog System Verilog RTL Design PCIe CXL AXI CHI SerDes DDR LPDDR Link Layer Physical Layer Power Optimization Performance Analysis Chiplets NVLINK-C2C

8+ yrs exp Hybrid

Save

Field Application Engineer, High Speed Interconnects

Remote (MN) 11 days ago $145,676–$178,049

Optical Fiber Copper Interconnects High Speed Interconnects Fiber Optic Connectivity Optical Transport High-Performance Computing AI Infrastructure Networking Process Engineering System Integration Validation Troubleshooting Technical Documentation Product Development

3+ yrs exp Remote

Save

NoC Interconnect Design Engineer and Architect

Qualcomm

San Diego, CA 43 days ago $115,600–$173,400

NoC AHB AXI CHI RTL ASIC Design Synthesis STA Lint FPGA Post-Silicon Debug CPU Architecture VLSI Design Power Analysis Micro-architecture

2+ yrs exp

Save

NoC Interconnect Design Engineer and Architect

Qualcomm

San Diego, CA 15 days ago $98,500–$147,700

ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Design Verification Scripting SoC IC Package Circuit Design

Save