Implementation Methodology Engineer, GPU

Nvidia

Confirmed live yesterday High trust
Hybrid

Quick summary

Work type
Hybrid
Location
Santa Clara, CA
Salary
$136,000–$218,500 / yr
Posted
115 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $211k
This role $177k
$122k most similar roles pay here $266k

This role pays less than 78% of similar roles. Most pay $181,000–$241,562 — the shaded band above. At the midpoint, this role pays about $177k versus about $211k for comparable roles.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 896 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 876 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Implementation Methodology Engineer, GPU

The Implementation Methodology Engineer - GPU joins the VLSI team to manage all aspects of front-end design implementation methodologies, including synthesis and formal-equivalence-checking. This role involves flow automation and application support to improve power, performance, and area on critical designs. The engineer will collaborate with logic designers, physical designers, and EDA vendors to solve complex implementation issues and develop new solutions while providing technical support for various tools and flows. Key requirements include expertise in logic optimization techniques, timing, and power trade-offs, alongside a deep understanding of physical design processes like placement, routing, and logic restructuring. Candidates should be proficient with Synopsys DC/FC or Cadence Genus/Innovus tools. Preferred skills include scripting in Python, Tcl, and Make to support the development of high-performance computing platforms for applications like Deep Learning and AI.

What you'll do

  • Manage all aspects of front-end design implementation methodologies including synthesis and formal equivalence checking.
  • Automate flow processes to improve power, performance, and area on critical designs.
  • Utilize EDA tool expertise to optimize logic design and physical design implementations.
  • Resolve complex implementation issues by collaborating with logic designers, physical designers, and EDA vendors.
  • Provide technical support for internal EDA tools and automated flows.
  • Develop new solutions to address hardware implementation challenges.

What we're looking for

  • BS or MS in Electrical Engineering, Computer Engineering, or a related field (or equivalent experience).
  • 4+ years of experience in logic design implementation and/or physical design implementation.
  • Deep understanding of logic optimization techniques and trade-offs regarding area, timing, and power.
  • Strong understanding of physical design implementation including physical synthesis, placement, routing, and logic restructuring.
  • Proficiency as a power user of Synopsys (DC/FC) or Cadence (Genus/Innovus) EDA tools.
  • Proficiency in Python, Tcl, and Make scripting.
  • Strong debugging, problem-solving, and interpersonal skills to work in a dynamic team.

More like this

Similar roles

Implementation Methodology Engineer

Nvidia

Santa Clara, CA 107 days ago $136,000$218,500
VLSI Synthesis formal-equivalence-checking EDA Tools Python Tcl Java C++ Flow Automation Physical Design Placement Routing Logic Restructuring Scripting
5+ yrs exp Hybrid

GPU Design Implementation Engineer

Qualcomm

San Diego, CA 22 days ago $195,200$292,800
RTL ASIC Design Synthesis Physical Design Synopsys Conformal LEC Synopsys Formality Synopsys PrimeTime Tcl Perl Python VLSI CMOS PPA Tape-out FINFET GAA
6+ yrs exp

Senior VLSI Library Methodology Engineer

Nvidia

Santa Clara, CA 9 days ago $136,000$218,500
Python C++ Perl EDA Tools Innovus Fusion Compiler Crosscheck Virtuoso VLSI Physical Design CAD Data Pipelines Automation Scripting LLM Synthesis Place and Route Timing Closure
4+ yrs exp

Senior Physical Design and Timing Engineer

Nvidia

Westford, MA +1 7 days ago $168,000$264,500
Static Timing Analysis STA Synthesis ECO RTL Floor-planning DFT Python Tcl Make Synopsys PrimeTime Cadence Tempus Physical Design
8+ yrs exp