Digital ASIC Design Engineer

Qualcomm

Actively hiring
San Diego, CA Posted 21 days ago $98,500–$147,700 / year
View original post Log in to save

At a glance

AI generated

TL;DR

As a Qualcomm ASIC Engineer at Qualcomm Technologies, Inc., you will join a dynamic SoC team responsible for high-performance ASIC design and methodology in cutting-edge sub-4nm processes across mobile, automotive, compute, AI, and XR domains. Your role involves defining, designing (digital and/or analog), optimizing, verifying, validating, implementing, and documenting IP development for various products. You will oversee architecture design, logic design, system simulation, and provide technical expertise for next-generation initiatives. Key responsibilities include resolving architectural issues with supervision, executing the design of ASICs and SoCs, supporting verification efforts, participating in IP analyses, identifying process improvements, and feeding back silicon learnings to enhance methodologies. Essential skills encompass RTL design experience with Verilog/SystemVerilog or VHDL, proficiency in Python/Perl for automation, and a Bachelor's degree in Science, Engineering, or related field. Preferred qualifications include a Master’s degree, 6+ months of relevant ASIC design experience, and specific expertise in clock design.

Skills

Verilog SystemVerilog VHDL Python Perl RTL SoC ASIC Clock_design Power_related_features Design_verification Simulation Scripting_languages Automation_tools

What you'll do

  • Defines and models IP development for high-performance, low-power products.
  • Designs digital and analog components of SoCs using Verilog/SystemVerilog.
  • Optimizes and verifies ASIC designs with a focus on clock/power features.
  • Documents design processes and methodologies for IP and SoC development.
  • Identifies areas for improvement in design flows and methodologies.

What we're looking for

  • Bachelor’s degree in Science, Engineering, or a related field.
  • RTL design experience with Verilog/SystemVerilog or VHDL.
  • Proficiency in Python or Perl for automation and scripting.
  • Experience in ASIC/SOC clock design and verification.
  • Ability to execute SOC architecture and design using provided protocols.

Market check

Salary context

This $98,500–$147,700 range sits above 7% of similar postings on FindRole.

Peer median band

$148,300–$220,050

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$153,006–$216,250

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 569 open roles on FindRole.

Listed pay typically runs $148,300–$224,400 across 536 roles with salary data.

Most-posted roles

View all roles at Qualcomm

More like this

Similar roles

Processor ASIC RTL Design Engineer

Qualcomm

San Diego, Ca,Us, US 21 days ago $127,200–$190,800
SystemVerilog RTL Verilog Linting CDC LEC CLP Processor integration Bus interface Cache Digital design Logic design

ASIC Design Engineer

Qualcomm

Santa Clara, Ca,Us, US 78 days ago $126,700–$190,100
Python Perl AMBA AHB APB AXI PCIe USB CoreSight AI/ML DFT FPGA CDC Clocking_architecture NoC

ASIC Physical Design Engineer

Cisco

Remote (Usa-Maynard, US) 10 days ago $135,800–$195,100
TCL Perl Python Cadence_Innovus Synopsys_ICC2 Synopsys_Design_Complier Synopsys_Formality Cadence_Logic_Equivalence_Checker Tempus Synopsys_ICV Mentor_Calibre Static_Timing_Analysis Hierarchical_floor_planning Clock_and_power_distribution Global_signal_and_I_O_planning Physical_verification_DRC/LVS Block_level_EMIR_closure ECO_strategies RTL_to_GDSII_implementation
Remote

ASIC Design Engineer (Hardware Security)

Qualcomm

San Diego, Ca,Us, US 23 days ago $140,000–$229,800
verilog system-verilog RTL DFT AHB AXI ASIC SoC Security Crypto Cryptography Encryption side-channel High-speed Low Area Low Power Root of Trust RNG symmetric crypto asymmetric crypto silicon test bus protocols clocks/resets debug concepts

ASICS Design Verification Engineer

Qualcomm

San Diego, Ca,Us, US 32 days ago $115,600–$173,400
SystemVerilog UVM SystemVerilog-UVM Perl Python C++ C VHDL Formal Verification Assertion Based Formal Verification AMBA Bus Protocol AXI AHB APB

ASICS Design Verification Engineer

Qualcomm

San Diego, Ca,Us, US 9 days ago $115,600–$173,400
SystemVerilog UVM SystemVerilog-UVM C++ C Perl Python VHDL Verilog AMBA_Bus_Protocol Formal_Verification Assertion_Based_Formal_Verification