ASICS Design Verification Engineer

Qualcomm

Actively hiring Verified listing
San Diego, CA Posted 9 days ago $115,600–$173,400 / year
View original post Log in to save

At a glance

AI generated

TL;DR

Join Qualcomm Technologies as a Senior Digital Power IP Verification Engineer on their cutting-edge team responsible for the entire verification lifecycle from concept to post-silicon support. In this role, you will plan comprehensive pre-silicon tests, develop testbenches using SystemVerilog-UVM, create coverage and assertion models, and perform formal verification. You’ll also learn and implement power-aware UPF verification flows and develop automation scripts to enhance efficiency. Ideal candidates have a Master’s degree in Computer Science or Electrical Engineering and at least 6 years of experience with ASIC design tools, digital RTL languages like SystemVerilog, UVM methodologies, and scripting languages such as Perl or Python. Familiarity with AMBA bus protocols and assertion-based formal verification is beneficial but not required.

Skills

SystemVerilog UVM SystemVerilog-UVM C++ C Perl Python VHDL Verilog AMBA_Bus_Protocol Formal_Verification Assertion_Based_Formal_Verification

What you'll do

  • Develop comprehensive pre-silicon test plans for digital power IP.
  • Create and maintain advanced verification methodologies using SystemVerilog-UVM.
  • Design coverage models to ensure thorough testing of digital power IPs.
  • Develop assertion models and perform formal verification on power IPs.
  • Implement automation scripts to enhance verification process efficiency.

What we're looking for

  • 2+ years of ASIC design and verification tools experience
  • Bachelor's degree in Engineering, Science, or related field
  • Experience with SystemVerilog-UVM for testbench development
  • Skills in coverage, assertion model, and formal verification development
  • Proficiency in scripting/automation using Perl or Python

Market check

Salary context

This $115,600–$173,400 range sits above 18% of similar postings on FindRole.

Peer median band

$148,800–$221,800

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$157,800–$216,250

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 569 open roles on FindRole.

Listed pay typically runs $148,300–$224,400 across 536 roles with salary data.

Most-posted roles

View all roles at Qualcomm

More like this

Similar roles

ASICS Design Verification Engineer

Qualcomm

San Diego, Ca,Us, US 32 days ago $115,600–$173,400
SystemVerilog UVM SystemVerilog-UVM Perl Python C++ C VHDL Formal Verification Assertion Based Formal Verification AMBA Bus Protocol AXI AHB APB

Digital ASIC Design Engineer

Qualcomm

San Diego, Ca,Us, US 21 days ago $98,500–$147,700
Verilog SystemVerilog VHDL Python Perl RTL SoC ASIC Clock_design Power_related_features Design_verification Simulation Scripting_languages Automation_tools

ASIC Design Verification Technical Leader

Cisco

Remote (Usa-Carlsbad, US) 49 days ago $163,600–$234,600
SystemVerilog UVM Python Perl TCL Shell SerDes D2D_PHY_IP ODSP Ethernet UCIE UAL SPI I2C Formal_Verification Verilog Veloce HAPS Emulation_Pods
Remote

ASIC Design Engineer

Qualcomm

Santa Clara, Ca,Us, US 78 days ago $126,700–$190,100
Python Perl AMBA AHB APB AXI PCIe USB CoreSight AI/ML DFT FPGA CDC Clocking_architecture NoC