Design Verification Engineer

Apple Inc

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
—
Salary
$150,400–$225,300 / yr
Posted
16 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $199k
This role $188k
$141k most similar roles pay here $240k

This role pays more than 50% of similar roles. Most pay $168,500–$229,100 — the shaded band above. At the midpoint, this role pays about $188k versus about $199k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3553 open roles on FindRole.

Listed pay typically runs $165,800–$277,600 across 2740 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · Design Verification Engineer

Role Posting Log in to save

As a Design Verification Engineer, you will join the hardware team to ensure the correctness of RTL designs by extracting attributes from design specifications and creating UVM based tests and sequences to stress the design. Your daily responsibilities include debugging root causes of failures using waveform analysis and log files, collaborating with design engineers on missing specifications or corner cases, and working with EDA vendors to utilize VIP tools in test benches. You will develop coverage points, write System Verilog Assertions, and define coverage models to measure verification quality. The role requires expertise in SystemVerilog, Verilog, C/C++, Perl, and Python. You must possess knowledge of UVM, OVM, VMM methodologies, digital logic design, chip architecture, and AMBA protocols to solve complex problems within the hardware verification domain.

What does a Design Verification Engineer earn?

Median $195800 from 78 postings across 10 companies.

See salary data

Related searches

More Design Verification Engineer jobs All jobs at Apple Inc

More like this

Similar roles

Design Verification Engineer

Apple Inc

Cupertino, CA 16 days ago $150,400–$225,300
SystemVerilog C Python Perl Shell Scripting Verilog VCS Verdi MATLAB Digital Electronics RTL Regression Automation CPU Architecture Functional Coverage
Save

Design Verification Engineer

Apple Inc

Cupertino, CA 16 days ago $150,400–$225,300
Verilog Python C++ TCL MATLAB Perl Digital Design Scripting Machine Learning Data Analysis Verification Methodology
Save

Design Verification Engineer

Apple Inc

Cupertino, CA 30 days ago $155,896–$225,300
System Verilog UVM C C++ Python Perl EDA Tools Digital Design Computer Architecture ASIC High-speed Interface Protocols Simulation Regression Analysis Functional Coverage Constrained Random Verification
3+ yrs exp
Save

Design Verification Engineer

Apple Inc

Cupertino, CA 16 days ago $150,400–$225,300
System Verilog UVM Verilog Python Perl VCS Verdi Indago Assertion Methodology Constrained Randomization Code Coverage Digital Design Computer Architecture ASIC SoC USB3 Mixed Signal
Save