Design Verification Engineer

Apple Inc

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
—
Posted
17 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

How this pay compares to similar roles

Similar $199k
$141k most similar roles pay here $240k

This listing doesn't post a salary. Most similar roles pay $168,500–$229,100.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3553 open roles on FindRole.

Listed pay typically runs $165,800–$277,600 across 2740 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · Design Verification Engineer

As a Design Verification Engineer within the Hardware Technology organization, you will be responsible for verifying the functionality and performance of premier SOCs. You will work closely with design and micro-architecture teams to review specifications, develop test plans, and define next-generation verification methodologies and testbenches. Your daily work involves ensuring quality across various subsystems including Neural Engine hardware, DRAM memory controllers, encode and decode systems, hardware security, high-speed IO standards like PCI Express, power management, and display subsystems. To succeed in this role, you must possess expertise in SystemVerilog, UVM, and digital simulation while demonstrating proficiency in Python or Perl scripting. You will apply knowledge of computer architecture, data structures, and algorithms to address complex hardware challenges, ensuring that all components meet rigorous functional goals and performance requirements across diverse product use cases.

What does a Design Verification Engineer earn?

Median $195800 from 78 postings across 10 companies.

See salary data

More like this

Similar roles

Design Verification Engineer

Apple Inc

Sunnyvale, CA 171 days ago $129,300–$225,300
UVM System Verilog Python C++ System C SVA Coverage Driven Verification LLM Prompt Engineering RTL Simulation 4G/5G 3GPP AXI AHB NoC Bus Fabric Perl Automation

Design Verification Engineer

Apple Inc

San Diego, CA 171 days ago $175,000–$308,500
UVM System Verilog Python C++ System C SVA coverage driven verification LLM RTL Simulation 3GPP AXI AHB NoC Bus Fabric Perl Prompt Engineering
10+ yrs exp

Design Verification Engineer

Apple Inc

Austin, TX 113 days ago
UVM System Verilog Python C++ SVA coverage driven verification LLM RTL Simulation 3GPP AXI AHB NoC Perl Constraint Random Testing Firmware

Design Verification Engineer

Amd

Santa Clara, CA 66 days ago $136,000–$204,000
System Verilog UVM Verilog RTL C C++ Python Perl TCL DDR Memory Controller PHY Simulation Tools Code Coverage
Hybrid