Design Verification Engineer - Acacia Networks

Cisco

Remote

Quick summary

Work type: Remote
Location: Usa-Holmdel
Salary: $152,400–$221,800 / yr
Posted: 2 days ago
Closes: Aug 25, 2026

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $185k

This role $187k

$131k most similar roles pay here $232k

This role pays more than 56% of similar roles. Most pay $156,412–$214,050 — the shaded band above. At the midpoint, this role pays about $187k versus about $185k for comparable roles.

Based on 240 similar postings.

Employer

About Cisco

Cisco Systems is the world''s leading networking technology company, designing and manufacturing networking hardware, telecommunications equipment, and cybersecurity solutions for businesses and governments. Industry: Networking Technology & Cybersecurity

Cisco currently has 174 open roles on FindRole.

Listed pay typically runs $165,000–$241,400 across 174 roles with salary data.

Most-posted roles

View all roles at Cisco

At a glance

TL;DR · Design Verification Engineer - Acacia Networks

Apply Now Log in to save

Acacia Communications Inc., a leader in disruptive client optics and coherent technology, is hiring a senior-level Device Verification Test (DVT) Engineer to join their integrated silicon photonics team. This role involves collaborating with RF, silicon photonics, DSP, and module design teams to debug and bring up new PICs and modules, developing test algorithms and calibration procedures, defining and executing design verification test plans, and documenting design verification processes. The ideal candidate will have experience in high bandwidth RF and EO/OE testing, client optics DSP and SerDes testing, and software automation using Python. They should also be proficient in C++, Matlab programming, VPI modeling, and data analysis with JMP or similar tools. This position requires strong problem-solving skills, effective communication, and the ability to travel internationally for customer development and internal collaboration.

Skills

Python C++ Matlab VPI JMP PAM4 coherent_optical_communications RF_EO_OE_testing client_optics_DSP_SerDes_testing DAC_ADC_operations test_automation data_analysis_software software_and_testAutomation

What you'll do

Develop and execute test algorithms for new PIC devices.
Define and document design verification test plans for optoelectronic components.
Collaborate with cross-functional teams to debug and bring up new modules.
Conduct failure analysis and troubleshooting of PIC level issues.
Support high-throughput processes across Acacia/Cisco product lines.

What we're looking for

Bachelors + 7 years or Masters + 4 years of relevant experience in optics and electronics.
Experience with high bandwidth RF, EO/OE testing and client optics DSP/SerDes.
Proficiency in Python for test automation and data analysis using JMP or similar software.
Knowledge of DAC/ADC operations and controls, optical communications including PAM4 and coherent systems.
C++, Matlab programming skills and VPI modeling experience.
Strong problem-solving, communication, documentation, and planning abilities.

Similar roles

ASIC Verification Engineer - Acacia (Hybrid)

Cisco

Maynard, MA 86 days ago $148,800–$212,900

C++ SystemVerilog UVM SystemC Jasper VCFormal Python Docker CI/CD Git SVN Linux Windows

Hybrid

Save

Design Verification Engineer

Broadcom

Broomfield, CO 46 days ago $108,000–$172,800

SystemVerilog UVM SVA Perl Python Tcl git DesignSync Synopsys Cadence Mentor Palladium Veloce Zebu Xilinx ICL PDL Tessent

Save

Design Verification Engineer

Apple Inc

Beaverton, OR 45 days ago

SystemVerilog UVM Python Perl TCL LLMs OOP PCIe USB DDR UPF Formal Verification Emulation Technologies

Save

Design Verification Engineer

Apple Inc

Cary, NC 45 days ago

SystemVerilog UVM Python Perl TCL LLMs OOP Simulators Waveform_viewer Build_and_run_automation Coverage_collection Gate_level_simulations UPF PCIe USB DDR Formal_verification_methodology Emulation_for_verification_technologies

Save

Design Verification Engineer

Apple Inc

Melbourne, FL 45 days ago

SystemVerilog UVM Python Perl TCL LLMs PCIe USB DDR UPF Formal Verification Emulation Technologies

Save

Design Verification Engineer

Apple Inc

Waltham, MA 45 days ago $114,100–$199,000

SystemVerilog UVM Python Perl TCL LLMs PCIe USB DDR UPF Formal Verification Emulation Technology OOP

Save