ASIC Verification Engineer - Acacia (Hybrid)

Cisco

Actively hiring
Remote (Usa-Maynard, US) Posted 77 days ago $148,800–$212,900 / year
View original post Log in to save

At a glance

AI generated

TL;DR

The ASIC Design Verification Technical Lead Engineer at Acacia, a division of Cisco in Maynard, MA, is a senior-level role requiring expertise in verifying complex ASICs used in next-generation 100G-1.6T coherent optical communications products. This technical leader will develop comprehensive test plans and verification test benches, apply innovative verification techniques to intricate designs, supervise team execution, and mentor colleagues on advanced methodologies. The ideal candidate possesses extensive experience with C++, SystemVerilog/UVM, and SystemC, alongside strong communication skills for collaboration within a fast-paced engineering community. They must demonstrate proficiency in object-oriented verification methodologies and have a track record of innovation that drives measurable improvements in design quality and process efficiency.

Skills

C++ SystemVerilog UVM SystemC Jasper VCFormal Python Docker CI/CD Git SVN Linux Windows

What you'll do

  • Lead the development of detailed and comprehensive test plans for complex ASICs.
  • Develop verification test benches using advanced methodologies and tools.
  • Apply innovative verification techniques to ensure high-quality design outcomes.
  • Supervise team execution of test plans to meet project timelines efficiently.
  • Provide technical leadership and mentorship to team members on verification methods.

What we're looking for

  • Bachelor’s degree plus 8 years of related experience or equivalent work experience in ASIC verification.
  • Proficient in C++, SystemVerilog/UVM, and SystemC for ASIC design verification.
  • Experience applying advanced verification techniques to complex ASIC designs.
  • Strong technical leadership skills with the ability to mentor team members.
  • Knowledge of object-oriented verification methodologies required.
  • Track record of innovation leading to measurable improvements preferred.

Market check

Salary context

This $148,800–$212,900 range sits above 47% of similar postings on FindRole.

Peer median band

$150,050–$224,625

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$158,850–$216,250

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Cisco

Cisco Systems is the world''s leading networking technology company, designing and manufacturing networking hardware, telecommunications equipment, and cybersecurity solutions for businesses and governments. Industry: Networking Technology & Cybersecurity

Cisco currently has 113 open roles on FindRole.

Listed pay typically runs $165,000–$241,400 across 113 roles with salary data.

Most-posted roles

View all roles at Cisco

More like this

Similar roles

ASIC Physical Design Engineer

Cisco

Remote (Usa-Maynard, US) 9 days ago $135,800–$195,100
TCL Perl Python Cadence_Innovus Synopsys_ICC2 Synopsys_Design_Complier Synopsys_Formality Cadence_Logic_Equivalence_Checker Tempus Synopsys_ICV Mentor_Calibre Static_Timing_Analysis Hierarchical_floor_planning Clock_and_power_distribution Global_signal_and_I_O_planning Physical_verification_DRC/LVS Block_level_EMIR_closure ECO_strategies RTL_to_GDSII_implementation
Remote

ASIC Design Engineer (Hardware Security)

Qualcomm

San Diego, Ca,Us, US 22 days ago $140,000–$229,800
verilog system-verilog RTL DFT AHB AXI ASIC SoC Security Crypto Cryptography Encryption side-channel High-speed Low Area Low Power Root of Trust RNG symmetric crypto asymmetric crypto silicon test bus protocols clocks/resets debug concepts

ASIC Design Verification Technical Leader

Cisco

Remote (Usa-Carlsbad, US) 48 days ago $163,600–$234,600
SystemVerilog UVM Python Perl TCL Shell SerDes D2D_PHY_IP ODSP Ethernet UCIE UAL SPI I2C Formal_Verification Verilog Veloce HAPS Emulation_Pods
Remote

Senior ASIC Verification Engineer

Nvidia

Remote (Us, Ca, Santa Clara, US) 139 days ago $136,000–$218,500
SystemVerilog UVM VCS Verdi PCIe CXL Python Go Docker CI/CD
Remote