Data Cache & Coherent Interconnect Architect/Engineer (Multiple Levels)

Qualcomm

Actively hiring
Austin, TX · Santa Clara, CA · San Diego, CA Posted 24 days ago $154,000–$252,800 / year
View original post Log in to save

At a glance

AI generated

TL;DR

Qualcomm Technologies is hiring senior engineers and architects to join its new team developing a next-generation processor, focusing on designing high-performance data cache subsystems and coherent interconnects for advanced SoCs. Key responsibilities include defining architecture, creating performance models, analyzing trade-offs in power, area, and latency, and collaborating with cross-functional teams such as RTL, verification, and software. Candidates should have expertise in processor architecture, hands-on experience with data caches and coherent interconnects, familiarity with cache coherence protocols like CHI or ACE, and proficiency in C/C++ and Verilog/SystemVerilog. Preferred qualifications include prior CHI protocol experience, SoC integration knowledge, and strong analytical skills. This role offers the chance to work on cutting-edge technology within a supportive and innovative team environment.

Skills

C/C++ Verilog SystemVerilog CHI ACE Cache coherence protocols Data caches Coherent interconnects Processor architecture Micro-architecture IP development Performance analysis SoC integration System-level performance modeling

What you'll do

  • Architect and design high-performance data cache subsystems.
  • Develop performance models to analyze power, area, and latency trade-offs.
  • Implement RTL for cache and interconnect subsystems.
  • Contribute to the development of new IP blocks for SoC platforms.
  • Collaborate on system-level integration and performance analysis.

What we're looking for

  • Strong background in processor architecture and micro-architecture.
  • Hands-on experience with data caches and coherent interconnects.
  • Familiarity with cache coherence protocols such as CHI or ACE.
  • Proficiency in C/C++ and/or Verilog/SystemVerilog.
  • Experience in IP development and performance analysis.

Market check

Salary context

This $154,000–$252,800 range sits above 52% of similar postings on FindRole.

Peer median band

$156,910–$241,500

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$174,190–$235,750

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 564 open roles on FindRole.

Listed pay typically runs $148,300–$224,400 across 531 roles with salary data.

Most-posted roles

View all roles at Qualcomm

More like this

Similar roles

CPU System and Compute Die Architect

Qualcomm

Austin, Tx,Us, US 18 days ago $211,900–$317,900
CPU SoC Coherent_CPU_Systems RAS Interrupt_Controller Timer_Synchronization NoC_Protocols Debug_Architecture Telemetry_Architecture DFx_Technologies Architecture_Debug_and_Trace Power_Performance_Telemetry RTL_Design High_Level_Architecture_Specifications

VLSI Design Engineer for Server / Data Center Products

Qualcomm

San Diego, Ca,Us, US 24 days ago $140,000–$210,000
Verilog SystemVerilog VHDL Python Perl TCL Linux Cadence Synopsys ASIC FPGA RTL Design PCIe DDR CXL MIPI USB SMPTE2110 AMBA4 AXI AI Machine Learning High Performance Compute

Processor Micro Architect RTL Design Engineer (Multiple Levels)

Qualcomm

San Diego, Ca,Us, US 24 days ago $180,400–$270,600
Verilog System Verilog RTL digital design logic design cache memory coherency bus interface multi-core microprocessor architecture low power design functional verification static timing analysis formal verification PLDRC clock domain crossing

SoC Architect, Coherent Interconnect

Samsung Electronics

Remote (3655 N 1St St, San Jose, Ca, Usa, US) 46 days ago $180,200–$297,200
C C++ Python Verilog VHDL AXI ACE CHI PCIe USB Linux Android Arm Architecture Cache Coherence Protocols MESI MOESI Network-on-Chip System-Level Design Simulation Tools Modeling Benchmarking
Remote

Senior Design Engineer, Coherent High Speed Interconnect

Nvidia

Us, Ca, Santa Clara, US 17 days ago $168,000–$264,500
PCIe CXL AXI CHI Verilog SystemVerilog RTL design performance analysis power optimization Data link layer Physical layer Memory (DDR, LPDDR) SerDes Python CI/CD