CPU Microarchitect/RTL Engineer

Apple Inc

Confirmed live today High trust

Quick summary

Work type
On-site
Location
Austin, TX
Posted
38 days ago
Freshness
Confirmed live today
Nearby
99+ roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $213k
$145k most similar roles pay here $281k

This listing doesn't post a salary. Most similar roles pay $177,300–$248,781.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3587 open roles on FindRole.

Listed pay typically runs $165,800–$277,600 across 2768 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · CPU Microarchitect/RTL Engineer

Role Posting Log in to save

The CPU Microarchitect/RTL Engineer joins the Silicon Engineering Group to drive architecture and RTL development for next-generation CPUs. This role involves microarchitecture development and specification, ranging from high-level exploration to detailed specifications. The engineer will own RTL features to meet power, performance, area, and timing goals while supporting test bench development and simulation for functional and performance verification. Key responsibilities include performing performance exploration and correlation to ensure designs meet targets while collaborating with multifunctional teams on physical design implementation regarding reliability and testability. Candidates must possess experience in microprocessor architecture and proficiency in Verilog or VHDL. Preferred skills include knowledge of logic design, expertise in areas like branch prediction or out-of-order execution, and experience using Perl, Python, and waveform debugging tools like Verdi to solve complex microarchitecture challenges.

Skills

RTL Verilog VHDL Microarchitecture Python Perl Verdi Logic Design Simulation Waveform Debugging Instruction Fetch and Decode Branch Prediction Out-of-Order Execution

What you'll do

  • Develop and define microarchitecture specifications from high-level exploration to detailed technical requirements.
  • Own the development, assessment, and refinement of RTL features to meet power, performance, area, and timing goals.
  • Support test bench development and simulation for functional and performance verification.
  • Explore high-performance strategies and validate that the RTL design meets target performance metrics.
  • Collaborate with multifunctional teams to implement and validate physical design aspects like reliability and testability.
  • Implement complex CPU features such as branch prediction, instruction scheduling, or memory subsystems.

What we're looking for

  • Minimum BS degree and 20+ years of relevant industry experience.
  • Experience with microprocessor architecture.
  • Experience with Verilog or VHDL.
  • Knowledge of logic design principles (preferred).
  • Expertise in areas such as instruction fetch, branch prediction, out-of-order execution, or memory subsystems (preferred).
  • Understanding of timing, power, and area tradeoffs in CPU microarchitecture (preferred).
  • Understanding of low power and high performance microarchitecture techniques (preferred).
  • Experience with interpretive languages like Perl or Python, and tools like Verdi (preferred).

Related searches

More CPU Microarchitect jobs CPU Microarchitect jobs in Austin All jobs at Apple Inc

More like this

Similar roles

CPU Microarchitect/RTL Engineer

Apple Inc

Austin, TX 17 days ago
RTL Verilog VHDL Microarchitecture Python Perl Verdi Logic Design Simulation Waveform Debugging Instruction Fetch and Decode Branch Prediction Out-of-Order Execution
3+ yrs exp
Save

CPU Microarchitect/RTL Engineer

Apple Inc

Austin, TX 17 days ago
RTL Verilog VHDL Microarchitecture Python Perl Verdi Logic Design Simulation Waveform Debugging Instruction Fetch and Decode Branch Prediction Out-of-Order Execution
10+ yrs exp
Save

CPU Microarchitect/RTL Engineer

Apple Inc

Austin, TX 17 days ago
RTL Verilog VHDL Microarchitecture Python Perl Verdi Logic Design Simulation Waveform Debugging Instruction Fetch and Decode Branch Prediction Out-of-Order Execution
10+ yrs exp
Save

CPU Microarchitect/RTL Engineer

Apple Inc

Austin, TX 17 days ago
RTL Verilog VHDL Microarchitecture Python Perl Verdi Logic Design Simulation Waveform Debugging Instruction Fetch and Decode Branch Prediction Out-of-Order Execution
3+ yrs exp
Save

CPU Microarchitect/RTL Engineer

Apple Inc

Austin, TX 17 days ago
Verilog VHDL RTL Microarchitecture Logic Design Verdi Python Perl Simulation Waveform Debugging Performance Verification
Save

CPU Microarchitect/RTL Engineer

Apple Inc

Austin, TX 17 days ago
Verilog VHDL RTL Microarchitecture Logic Design Python Perl Verdi Simulation Waveform Debugging Performance Verification
Save