CPU Implementation Engineer

Apple Inc

Confirmed live today High trust

Quick summary

Work type: On-site
Location: Santa Clara, CA
Salary: $129,300–$194,700 / yr
Posted: 4 days ago
Freshness: Confirmed live today
Nearby: 99+ roles within 25 mi

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $220k

This role $162k

$112k most similar roles pay here $291k

This role pays less than 82% of similar roles. Most pay $184,900–$254,750 — the shaded band above. At the midpoint, this role pays about $162k versus about $220k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3553 open roles on FindRole.

Listed pay typically runs $165,800–$277,600 across 2740 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · CPU Implementation Engineer

Role Posting Log in to save

The CPU Implementation Engineer joins the Silicon Engineering Group to focus on block-level implementation of processor designs. In this role, you will collaborate with micro-architects to define micro-architecture and perform design feasibility studies involving power, performance, and area trade-offs. You will drive RTL-to-GDS design convergence through logic optimizations using synthesis and place-and-route tools while managing backend flows, electrical requirements, and silicon yield improvements. The position involves coordinating with internal CAD and PD methodology teams to optimize tool features and working with custom IP teams to co-optimize memory macros and library standard cells. Essential skills include solid electrical engineering fundamentals in logic design and digital circuits, basic knowledge of CPU pipelines, physical design concepts for timing and power, and proficiency in scripting or programming to solve complex hardware challenges.

Skills

RTL Synthesis place-and-route PPA Logic Design Scripting Physical Design

What you'll do

Define micro-architecture and perform design feasibility studies with micro-architects.
Conduct power, performance, and area (PPA) trade-offs during the design phase.
Drive RTL-to-GDS design convergence through synthesis and place-and-route optimizations.
Manage block-level design delivery including backend flow closure and electrical requirements.
Improve silicon yield through rigorous design optimization.
Collaborate with CAD and PD teams to optimize and adopt industry-standard tool features.
Coordinate with cross-functional teams on floorplan, timing, power, reliability, and testability.
Co-optimize memory macros and library standard cells with custom IP teams.

What we're looking for

BS EE/CE or equivalent experience.
Excellent communication skills and the ability to work as a team.
Solid electrical engineering fundamentals in logic design and digital circuits (preferred).
Basic knowledge of CPU pipeline and physical design concepts related to timing and power (preferred).
Basic knowledge of scripting or programming (preferred).