Circuit Design Engineer, Standard Cell

Nvidia

Confirmed live today High trust

Quick summary

Work type
On-site
Location
Santa Clara, CA
Salary
$116,000–$189,750 / yr
Employment
Full-time
Posted
76 days ago
Freshness
Confirmed live today

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $198k
This role $153k
$100k $269k
below market most similar roles pay here above market

This role pays less than 87% of similar roles. Most pay $168,500–$227,500 — the blue band above. At the midpoint, this role pays about $153k versus about $198k for comparable roles.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 1531 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 1104 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Circuit Design Engineer, Standard Cell

JOB TITLE: Circuit Design Engineer - Standard Cell The Circuit Design Engineer - Standard Cell joins the VLSI team to transform groundbreaking GPU and accelerator architectures into production silicon at advanced process nodes. This role involves working on cutting-edge standard cell libraries and custom ROM modules in deep submicron technologies. Key responsibilities include driving transistor-level circuit design, modeling, and performance analysis, while leading feasibility verification for new ROM designs and establishing design flows. The engineer will develop simulations for design margin evaluations and collaborate with multi-functional teams to improve library quality checks. Required skills include experience with SPICE simulation, EM/IR, aging, noise, and high sigma variation simulations, as well as DRC/LVS debug. Proficiency in Perl, Tcl, and Make is preferred for automation. The work addresses complex problems in AI, HPC, and autonomous systems.

What you'll do

  • Design standard cell libraries and custom ROM modules in deep submicron technologies.
  • Drive transistor-level circuit design, modeling, and performance analysis processes.
  • Lead function and feasibility verification for new ROM designs.
  • Establish new design flows and provide creative insights to enhance existing tools.
  • Develop new simulations to perform design margin evaluations.
  • Improve quality checks on standard cell libraries.
  • Collaborate with multi-functional teams to identify opportunities for standard cell development.

What we're looking for

  • MS in Electrical or Computer Engineering or equivalent experience.
  • 3+ years of experience.
  • Strong background in advanced submicron process issues.
  • Deep understanding of the build and verification of conventional cell libraries and custom ROMs.
  • Hands-on experience running SPICE simulations and capability to adapt to new simulation tools.
  • Experience running EM/IR, aging, noise, margin, and high sigma variation simulations.
  • Hands-on experience with DRC/LVS debug.
  • Experience designing and optimizing flip flops, level shifters, latches, custom ROMs, register files, and SRAM.
  • Strong proficiency in scripting languages such as Perl, Tcl, and Make (preferred).
  • Exposure to standard cell, memory, or custom circuit development (preferred).
  • Experience with RTL, logic synthesis, and familiarity with place and route (preferred).
  • Prior leadership experience (preferred).

More like this

Similar roles

Senior Circuit Design Engineer

Nvidia

Santa Clara, CA 80 days ago $136,000–$218,500
Circuit Design Standard Cell ROM SPICE Perl Tcl Make DRC LVS EM/IR SRAM Flip Flops Level Shifters Deep Submicron Layout Simulation Scripting Automation
5+ yrs exp

Senior Circuit Design Engineer

Nvidia

Santa Clara, CA 7 days ago $168,000–$264,500
Circuit Design RTL Layout Spice EM/IR Analysis Static Timing Analysis PnR Logic Synthesis Python Perl Tcl Make Power Gating DRC LVS Post-Silicon Characterization Tape-out Verification
8+ yrs exp Hybrid

Senior Circuit Design Engineer

Nvidia

Santa Clara, CA 91 days ago
Circuit Design Standard Cell Characterization SPICE Python Perl Tcl Make Liberty Models OCV Digital Implementation Signoff Flows Automation Deep Submicron Process
4+ yrs exp

Senior Circuit Design Engineer

Nvidia

Santa Clara, CA 50 days ago
Circuit Design Mixed-Signal Analog Digital Circuit Design Spice EM/IR Analysis Static Timing Analysis RTL Logic Synthesis Place and Route Design-for-test (DFT) Perl Tcl Make Monte-Carlo ADC Op-Amp Hardware Security
8+ yrs exp Hybrid

Circuit Design Engineer

Apple Inc

Santa Clara, CA 40 days ago $150,400–$225,300
ASIC SOC SRAM ML Accelerators Python Perl SPICE Schematic Capture Circuit Simulation CAD Automation Digital On-Chip Sensors DC/DC Converters TDCs silicon bring up

SerDes Circuit Design Engineer

Apple Inc

Beaverton, OR 16 days ago
Analog Mixed-Signal Design SerDes High-Speed Serial Links CMOS FinFET SystemVerilog Matlab Python VerilogAMS CDR PLL LDO PAM NRZ CTLE DFE PCIe USB MPHY Primetime Nanotime Scripting Automation
10+ yrs exp