Careers

Qualcomm

Quick summary

Work type
On-site
Location
Santa Clara, CA
Posted
108 days ago
Closes
Aug 25, 2026
Nearby
99+ roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $196k
$149k most similar roles pay here $244k

This listing doesn't post a salary. Most similar roles pay $167,500–$223,500.

Based on 239 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 750 open roles on FindRole.

Listed pay typically runs $154,000–$231,000 across 430 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · Careers

Apply Now Log in to save

As a senior ASIC Engineer at Qualcomm Technologies, you will join the cutting-edge semiconductor design team to define and develop high-performance, low-power integrated circuits for world-class products. Your daily responsibilities include modeling, designing, optimizing, verifying, validating, implementing, and documenting IP development across digital and analog domains. You will collaborate with cross-functional teams such as software architecture, hardware engineering, and product management to create advanced architectures and system simulations based on customer requirements. Utilizing tools like RTL to GDS Flow and Virtuoso, you will evaluate complex process flows from high-level design through verification stages. Essential skills include a master’s degree in Electrical/Electronic Engineering or related field, 6+ years of ASIC experience, proficiency with architecture and scripting tools, and expertise in design verification methods.

Skills

Virtuoso RTL to GDS Flow Verilog SystemVerilog Python Perl TCL UVM DVFlow PrimeTime PT PowerAware ICC/Innovus Calibre Synopsys DC Cadence Genus ModelSim/QuestaSim Linux Git JIRA Confluence

What you'll do

  • Defines, models, designs, optimizes, verifies, validates, implements, and documents IP development.
  • Creates advanced architectures and circuit specifications based on system-level requirements.
  • Evaluates complex process flows from high-level design to verification.
  • Utilizes tools like RTL to GDS Flow and Virtuoso for architecture and design of blocks/SoC.
  • Writes and reviews detailed technical documentation for EDA/IP/ASIC projects.
  • Collaborates with cross-functional teams to develop implementation strategies meeting system requirements.

What we're looking for

  • Master's degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science.
  • 6+ years of ASIC design and verification experience.
  • Proficiency with architecture and design tools and scripting languages.
  • Experience in creating advanced architectures and circuit specifications.
  • Evaluates complex process flows from high-level design to verification.
  • Utilizes EDA/IP/ASIC tools for multiple complex block/SoC designs.
  • Writes and reviews detailed technical documentation for projects.

Related searches

More Careers jobs Careers jobs in Santa Clara All jobs at Qualcomm

More like this

Similar roles

Careers

Qualcomm

Austin, TX 16 days ago
Virtuoso RTL to GDS Flow SystemVerilog Python Perl C++ TCL UVM DVFlow CI/CD Linux Git SVN DOCSIS Moore's Law Mentor Graphics Calibre Cadence Virtuoso Synopsys IC Compiler Synopsys PrimeTime Qualcomm SNAP EDA Suite
Save

Careers

Qualcomm

San Diego, CA 49 days ago
Virtuoso RTL to GDS Flow Verilog SystemVerilog Python Perl TCL UVM DVFlow PrimeTime PTPX ICC Calibre Sonata QCAT Qualcomm SNAP Linux Git JIRA Confluence
Save

Physical Design Engineer

Qualcomm

San Diego, CA 17 days ago $98,500–$147,700
Virtuoso RTL to GDS Flow SystemVerilog Python Perl C++ Tcl Unix/Linux Cadence Synopsys ModelSim Xilinx Vivado Git JIRA Confluence CI/CD
Save

Senior Staff Physical Design Feasibility Engineer

Samsung Electronics

Remote (3900 N Capital Of Texas Hwy, Austin, Tx, Usa, US) 4 days ago $180,200–$270,400
Perl TCL Shell Python Verilog GPU architecture SOC/ASIC design flow P&R tools Floor-planning PPA optimization Logical equivalence checking Timing constraints Scripting Programming
Remote
Save

Physical Design Engineer

Broadcom

San Jose, CA 5 days ago $143,800–$230,000
Python Tcl Perl Hierarchical_design_planning Power_grid_design Structured_clocks Top_level_pipeline_placement Custom_routes Bump_planning RDL_routes Multi_voltage_domain_designs DRC LVS EMIR Chiplet SerDes HBM DDR Switch_Fabric Arbiter
Save

Physical Design Engineer

Broadcom

San Jose, CA 5 days ago $141,300–$226,000
Python Tcl Perl DV DRC LVS EMIR bump_planning RDL_routes multi_voltage_domain_design hierarchical_design_planning power_grid_design structured_clocks top_level_pipeline_placement custom_routes package_team_collaboration design_teams_collaboration methodology_teams_collaboration
Save