Careers

Qualcomm

Quick summary

Work type
On-site
Location
San Diego, CA
Posted
52 days ago
Closes
Oct 23, 2026
Nearby
99+ roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $172k
$120k most similar roles pay here $214k

This listing doesn't post a salary. Most similar roles pay $139,000–$205,000.

Based on 239 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 742 open roles on FindRole.

Listed pay typically runs $154,000–$231,000 across 421 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · Careers

Apply Now Log in to save

As a Senior ASIC Engineer at Qualcomm Technologies, you will join a dynamic team focused on developing high-performance, low-power semiconductor products. Your role involves defining and modeling IP blocks for SoCs, optimizing designs for performance and power efficiency, and verifying them through rigorous testing. You will use tools like RTL to GDS Flow and Virtuoso to execute complex design flows from architecture definition to implementation. Key responsibilities include collaborating with cross-functional teams to develop system-level requirements, creating detailed technical documentation, and evaluating the entire process flow from high-level design to verification. This position requires a Master's degree in Electrical/Electronic Engineering or related fields, along with extensive experience in ASIC design, verification methods, and scripting languages such as Python or Perl.

Skills

Virtuoso RTL to GDS Flow Verilog SystemVerilog Python Perl TCL UVM DVFlow PrimeTime PTPX ICC Calibre Sonata QCAT Qualcomm SNAP Linux Git JIRA Confluence

What you'll do

  • Define, model, and optimize IP (block/SoC) development for high-performance products.
  • Design digital and analog circuits based on system-level requirements.
  • Evaluate process flow from design to verification for efficiency and quality.
  • Utilize architecture and design tools to execute block/SoC implementation.
  • Write detailed technical documentation for EDA/IP/ASIC projects.
  • Collaborate with cross-functional teams to develop implementation strategies.

What we're looking for

  • Master's degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science.
  • 3+ years of ASIC design and verification experience.
  • Proficiency with architecture and design tools and scripting languages.
  • Experience in creating architectures and system simulations based on requirements.
  • Collaborative work across teams to develop implementation strategies.
  • Evaluates process flow from high-level design through verification.
  • Writes detailed technical documentation for EDA/IP/ASIC projects.

Related searches

More Careers jobs Careers jobs in San Diego All jobs at Qualcomm

More like this

Similar roles

Physical Design Engineer

Qualcomm

San Diego, CA 20 days ago $98,500–$147,700
Virtuoso RTL to GDS Flow SystemVerilog Python Perl C++ Tcl Unix/Linux Cadence Synopsys ModelSim Xilinx Vivado Git JIRA Confluence CI/CD
Save

Careers

Qualcomm

Santa Clara, CA 111 days ago
Virtuoso RTL to GDS Flow Verilog SystemVerilog Python Perl TCL UVM DVFlow PrimeTime PT PowerAware ICC/Innovus Calibre Synopsys DC Cadence Genus ModelSim/QuestaSim Linux Git JIRA Confluence
Save

Careers

Qualcomm

Austin, TX 19 days ago
Virtuoso RTL to GDS Flow SystemVerilog Python Perl C++ TCL UVM DVFlow CI/CD Linux Git SVN DOCSIS Moore's Law Mentor Graphics Calibre Cadence Virtuoso Synopsys IC Compiler Synopsys PrimeTime Qualcomm SNAP EDA Suite
Save

Physical Design Engineer

Broadcom

San Jose, CA 8 days ago $143,800–$230,000
Python Tcl Perl Hierarchical_design_planning Power_grid_design Structured_clocks Top_level_pipeline_placement Custom_routes Bump_planning RDL_routes Multi_voltage_domain_designs DRC LVS EMIR Chiplet SerDes HBM DDR Switch_Fabric Arbiter
Save

Physical Design Engineer

Broadcom

San Jose, CA 8 days ago $141,300–$226,000
Python Tcl Perl DV DRC LVS EMIR bump_planning RDL_routes multi_voltage_domain_design hierarchical_design_planning power_grid_design structured_clocks top_level_pipeline_placement custom_routes package_team_collaboration design_teams_collaboration methodology_teams_collaboration
Save

Physical Design Engineer

Cisco

Remote (San Jose, CA) 5 days ago $165,000–$241,400
Innovus Tempus Primetime Redhawk Voltus Calibre Pegasus Python Static Timing Analysis Hierarchical Design Timing Closure Power Integrity Analysis Custom Clock Design H-Tree Mesh Floor Planning Power Grid Planning Partitioning Pin Assignment
Remote
Save