Careers

Qualcomm

Quick summary

Work type
On-site
Location
Austin, TX
Posted
8 days ago
Closes
Nov 25, 2026
Nearby
99+ roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $185k
$135k most similar roles pay here $239k

This listing doesn't post a salary. Most similar roles pay $153,700–$216,250.

Based on 239 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 270 open roles on FindRole.

Listed pay typically runs $154,000–$231,000 across 196 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · Careers

Apply Now Log in to save

Senior ASIC Design Engineer at Qualcomm Technologies, Inc., this role involves leveraging extensive experience in defining and modeling IP development for high-performance, low-power products. Day-to-day responsibilities include collaborating with cross-functional teams to develop implementation strategies, evaluating complex process flows from design to verification, and utilizing tools like RTL to GDS Flow and Virtuoso for advanced architecture and design of multiple blocks/SoC or IC Packages. The ideal candidate has 6+ years in ASIC-related work, experience with architecture and scripting tools, and proficiency in design verification methods. This position requires expertise in creating detailed technical documentation and working on high-quality EDA/IP/ASIC projects within a fast-paced environment focused on cutting-edge semiconductor solutions.

Skills

Virtuoso RTL to GDS Flow SystemVerilog Python Perl C++ TCL UVM DVFlow CI/CD Linux Git SVN DOCSIS Moore's Law Mentor Graphics Calibre Cadence Virtuoso Synopsys IC Compiler Synopsys PrimeTime Qualcomm SNAP EDA Suite

What you'll do

  • Defines and models IP development for high-performance, low-power products.
  • Creates advanced architectures and logic designs based on system-level requirements.
  • Evaluates complex process flows from design to verification stages.
  • Utilizes tools like RTL to GDS Flow and Virtuoso for architecture and design.
  • Writes and reviews detailed technical documentation for EDA/IP/ASIC projects.
  • Develops implementation strategies that meet system requirements and customer needs.

What we're looking for

  • 6+ years of ASIC design, verification, validation, or related experience.
  • Proficient in architecture and design tools, scripting languages, and verification methods.
  • Experience with RTL to GDS Flow and Virtuoso for complex block/SoC design.
  • Collaborates across teams to develop implementation strategies meeting system requirements.
  • Evaluates full process flow from high-level design through synthesis and verification.
  • Writes and reviews detailed technical documentation for EDA/IP/ASIC projects.

Related searches

More Careers jobs Careers jobs in Austin All jobs at Qualcomm

More like this

Similar roles

Staff, Physical Design Engineer

Qualcomm

Santa Clara, CA 100 days ago $153,200–$229,800
Virtuoso RTL to GDS Flow Verilog SystemVerilog Python Perl TCL UVM DVFlow PrimeTime PT PowerAware ICC/Innovus Calibre Synopsys DC Cadence Genus ModelSim/QuestaSim Linux Git JIRA Confluence
Save

Physical Design Engineer

Qualcomm

San Diego, CA 41 days ago $98,500–$147,700
Virtuoso RTL to GDS Flow Verilog SystemVerilog Python Perl TCL UVM DVFlow PrimeTime PTPX ICC Calibre Sonata QCAT Qualcomm SNAP Linux Git JIRA Confluence
Save

Design Engineer

Broadcom

Fort Collins, CO 101 days ago $60,200–$96,300
UNIX Linux TCL Python Perl Cadence_Innovus Synopsys_ICC2 PrimeTime VLSI CMOS_logic digital_circuit_fundamentals floorplanning placement routing timing_closure physical_verification DRC LVS block_level_integration EDA_tools
Save

Physical Design Engineer

Broadcom

San Jose, CA 40 days ago $120,000–$192,000
Python Tcl Perl Hierarchical_design_planning Power_grid_design Structured_clocks Top_level_pipeline_placement Custom_routes Bump_planning RDL_routes Multi_voltage_domain_designs DRC LVS EMIR Chiplet SerDes HBM DDR Switch_Fabric Arbiter
Save

Physical Design Engineer

Broadcom

San Jose, CA 108 days ago $141,300–$226,000
Python Tcl Perl DV DRC LVS EMIR bump_planning RDL_routes multi_voltage_domain_design hierarchical_design_planning power_grid_design structured_clocks top_level_pipeline_placement custom_routes package_team_collaboration design_teams_collaboration methodology_teams_collaboration
Save

Staff Engineer

Qualcomm

San Diego, CA 116 days ago $141,600–$212,400
Linux C++ C Camera HAL Linux Kernel Device Driver Model MIPI GMSL I2C GPIOs 3A Algorithms V4L2 OpenCL OpenGL Android Camera Frameworks Multimedia Software Development Qualcomm camX Architecture
Save