Careers

Qualcomm

Quick summary

Work type
On-site
Location
San Diego, CA
Posted
68 days ago
Closes
Oct 7, 2026
Nearby
99+ roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $191k
$132k most similar roles pay here $230k

This listing doesn't post a salary. Most similar roles pay $165,200–$216,250.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 753 open roles on FindRole.

Listed pay typically runs $152,950–$231,000 across 436 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · Careers

Apply Now Log in to save

Join Qualcomm Technologies as an ASIC Design Verification Engineer within the Global SOC organization, where you will contribute to shaping 5G product lines from low-power Snapdragon chips to AI/ML and autonomous driving solutions. Your role involves developing comprehensive verification methodologies for System-on-Chip (SOC) designs, creating detailed test plans, and executing verification tests using advanced tools like SystemVerilog and UVM. You will collaborate with architects, designers, and other teams globally to ensure high-quality design validation, innovate new verification techniques, and adhere to industry standards. Ideal candidates possess a strong background in CPU and ASIC design fundamentals, experience with assertion-based verification methodologies, and knowledge of SOC architecture components such as ARM CPUs, DSPs, and GPUs. Familiarity with scripting languages like Perl or Python is beneficial for automating tasks and enhancing efficiency.

Skills

SystemVerilog UVM Assertions Coverage-Based_Verification Test_Planning Tapeout SOC_Architecture ARM_Knowledge DSP AMBA_Bus DDR GPU Multimedia SBSA UCIe CXL Pre-Silicon_Emulation Power_Design Perl Python Formal_Verification

What you'll do

  • Develop detailed verification plans and test strategies for complex SOC designs.
  • Execute comprehensive verification tests using System Verilog and UVM methodologies.
  • Analyze and debug complex design issues during the verification process.
  • Innovate new verification solutions and methodologies to enhance efficiency.
  • Maintain quality standards in verification processes and documentation.

What we're looking for

  • Strong understanding of SystemVerilog/UVM based verification methodologies.
  • Experience in developing and executing comprehensive verification plans for large-scale hardware designs.
  • Proficiency in assertion-based and coverage-driven verification techniques.
  • Ability to collaborate effectively with cross-functional teams globally.
  • Background in SOC architecture, including knowledge of CPU (ARM preferred) and other IPs like DSP, GPU.
  • Demonstrated experience in handling full verification lifecycle from planning to tapeout.

Related searches

More Careers jobs Careers jobs in San Diego All jobs at Qualcomm

More like this

Similar roles

Careers

Qualcomm

San Diego, CA 42 days ago
SystemVerilog UVM Assertions Coverage-based Verification Test Planning Tapeout Perl Python Formal Verification ARM Architecture SOC Architecture DSP AMBA Bus DDR GPU Multimedia SBSA Heterogeneous Multi-die System D2D Interfaces Pre-silicon Emulation
Save

SOC Systems Performance Engineer

Qualcomm

San Diego, CA 48 days ago $99,400–$149,200
C C++ SystemC Linux ARM Python VLSI Docker Git Jenkins CI/CD AWS Google Cloud Platform Azure Terraform Kubernetes PostgreSQL MongoDB Prometheus Grafana
Save

Senior SoC Verification Methodology Engineer

Nvidia

Santa Clara, CA 148 days ago $168,000–$264,500
SystemVerilog UVM Python Perl RTL simulation Hardware emulation FPGA prototyping C-model verification Verification IP Reusable verification components EDA tools CI/CD
Save

SoC Physical Design Methodology Engineer

Apple Inc

San Jose, CA 70 days ago $181,100–$318,400
Python Tcl Spice static timing analysis tools inductance effects parasitic extraction performance analysis power delivery machine learning data science CAD tools scripting languages Silicon verification advanced technology nodes SoC designs
Save

SoC Physical Design Methodology Engineer

Apple Inc

Austin, TX 68 days ago
Python Tcl Spice Static Timing Analysis CAD Machine Learning Data Science Silicon Verification Power Delivery Analysis Parasitic Extraction Inductance Effects Physical Design Methodology SoC Designs Advanced Technology Nodes Interconnects Performance Analysis
Save

SoC Physical Design Methodology Engineer

Apple Inc

Austin, TX 70 days ago
Python Tcl Spice static timing analysis tools inductance effects parasitic extraction performance analysis power delivery machine learning data science CAD tools Silicon verification methodologies advanced technology nodes SoC design经验 电气工程知识 计算机科学知识
Save