Senior SoC Verification Methodology Engineer

Nvidia

Actively hiring
Us, Ca, Santa Clara, US Posted 128 days ago $168,000$264,500 / year

At a glance

AI generated

TL;DR

As a Senior Verification Infrastructure Engineer on NVIDIA’s SoC verification team, you will play a pivotal role in building and maintaining scalable verification infrastructure that supports efficient system-level verification across various environments including RTL simulation, hardware emulation, FPGA prototyping, C-models, and hybrid models. Your responsibilities include developing testbench infrastructure, Verification IP (VIP), and reusable verification components while collaborating with EDA vendors to co-develop new tooling. You will also work closely with design, architecture, performance, and software teams to ensure that the verification infrastructure aligns with evolving product requirements and drives best practices in methodology, scalability, and debuggability. This role requires expertise in SystemVerilog, UVM, Python or Perl scripting, and a strong background in full chip level verification for complex SoCs used in AI datacenters, self-driving cars, robotics, and embedded platforms.

Skills

SystemVerilog UVM Python Perl RTL simulation Hardware emulation FPGA prototyping C-model verification Verification IP Reusable verification components EDA tools CI/CD

What you'll do

  • Build and develop testbench infrastructure for full chip level verification of NVIDIA SoCs.
  • Develop and support Verification IP (VIP) and reusable verification components.
  • Improve stimulus frameworks for RTL simulation, hardware emulation, FPGA prototyping, C-models.
  • Work with EDA vendors to co-develop and deploy new verification tooling.
  • Drive best practices in verification methodology, scalability, performance optimization.
  • Support bring-up and debug of system-level test environments and flows.

What we're looking for

  • Master’s Degree in Electrical/Computer Engineering or Computer Science, or equivalent experience
  • 8+ years of experience with SystemVerilog, UVM, and modern verification methodologies
  • Hands-on experience developing testbenches, VIP, and reusable verification components
  • Proficiency in RTL simulation and at least one advanced verification method (emulation, FPGA prototyping, C-model)
  • Strong scripting skills in Python or Perl for automation and tooling
  • Expertise in debugging across hardware and software boundaries

Market check

Salary context

This $168,000–$264,500 range sits above 81% of similar postings on FindRole.

Peer median band

$151,500$224,250

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$156,000$216,250

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 802 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 798 roles with salary data.

Most-posted roles

View all roles at Nvidia

More like this

Similar roles

Senior ASIC Verification Engineer

Nvidia

Remote (Us, Ca, Santa Clara, US) 139 days ago $136,000$218,500
SystemVerilog UVM VCS Verdi PCIe CXL Python Go Docker CI/CD
Remote

Senior System Verification Engineer

Nvidia

Us, Ca, Santa Clara, US 139 days ago $168,000$264,500
C C++ SystemVerilog Verilog VHDL Perl Python UVM PCIe CXL NVLink IB Ethernet I2C I3C SPI UART Zebu_emulation

Senior Verification Engineer - Hardware

Nvidia

Us, Ca, Santa Clara, US 45 days ago $168,000$264,500
C C++ SystemVerilog UVM Perl Python Verilog VHDL Kubernetes Docker CI/CD Git Jenkins GitHub SV Assertions Coverage Tools Power Estimation Tools SpeedBridges

Senior Memory Controller Verification Engineer

Nvidia

Us, Ca, Santa Clara, US 8 days ago $136,000$218,500
SystemVerilog UVM C++ Python Perl Shell scripting VCS Debussy GDB ASIC verification dynamic memory controllers ddr2 ddr3 ddr4 ddr5 lpddr2 lpddr3 lpddr4 lpddr5 lpddr6 HBM GDDR