CAD Extraction Engineer

Apple Inc

Confirmed live today High trust

Quick summary

Work type
On-site
Location
Austin, TX
Posted
2 days ago
Freshness
Confirmed live today

Market check

Salary context

How this pay compares to similar roles

Similar $205k
$138k $267k
below market most similar roles pay here above market

This listing doesn't post a salary. Most similar roles pay $168,500–$241,750.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3546 open roles on FindRole.

Listed pay typically runs $166,600–$277,600 across 2746 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · CAD Extraction Engineer

As a CAD Extraction Engineer within the Silicon Engineering group, you will develop, maintain, and enhance the parasitics extraction flow for high-performance, power-efficient system-on-chip designs. Your daily responsibilities involve using efficient RC analysis skills to diagnose and debug parasitic effects while designing improvements for minimized parasitic impact. You will ensure parasitic RLC accuracy and circuit performance in post-layout simulations by utilizing EDA extraction tools and methodologies. The role requires developing RC-aware or RC-driven methodologies for design optimization using EDA vendor solutions, complex software, and effective scripts. You will leverage AI technology to solve user issues and utilize Shell, Perl, Python, and TCL for sophisticated script development. Proficiency with StarRC, Quantus, LVS, and AIML workflows including Skills and Plugin or VSCode development is required.

What you'll do

  • Develop, maintain, and enhance existing parasitics extraction flows for silicon designs.
  • Perform RC analysis to diagnose and debug parasitic effects on various designs.
  • Design improvements to minimize and balance parasitic impact on circuit performance.
  • Ensure parasitic RLC accuracy in post-layout simulations using EDA extraction tools.
  • Use AI technology to develop rapid solutions for user issues.
  • Create RC-aware or RC-driven methodologies for design optimization using scripts and software.
  • Develop sophisticated scripts using Shell, Perl, Python, and TCL.
  • Build Skills, Plugins, and VSCode developments within AIML workflows.

What we're looking for

  • Bachelor's degree in a relevant field.
  • Minimum of 10 years of relevant industry experience.
  • Proficient in post-layout custom design flow, including LVS, Extraction, and Simulations (preferred).
  • Experience as a power user or developer with extraction tools like StarRC and Quantus (preferred).
  • Experience in sophisticated script development using Shell, Perl, Python, and TCL (preferred).
  • Familiar with AIML workflows and development experience of Skills, Plugins, and/or VSCode (preferred).
  • Experience in general big data analysis (preferred).
  • Ability to fluently speak and write in English (preferred).

More like this

Similar roles

CAD Extraction Engineer

Apple Inc

San Diego, CA 2 days ago $175,000–$308,500
RC Analysis Parasitics Extraction StarRC Quantus Python TCL Perl Shell LVS Post-layout Simulation AIML VSCode Big Data Analysis
10+ yrs exp

CAD Extraction Engineer

Apple Inc

Sunnyvale, CA 2 days ago $184,700–$324,800
RC Analysis StarRC Quantus Python Perl TCL Shell LVS Post-layout Simulation AIML VSCode Big Data Analysis
10+ yrs exp

CAD Engineer, EMIR Signoff

Apple Inc

Austin, TX 25 days ago
EMIR Analysis Redhawk Voltus Totem Python Perl Mixed-Signal Design CMOS Dynamic IR Analysis Power Analysis EDA Flows AI/ML LLM Scan-mode IVD Signoff Methodologies
10+ yrs exp

CAD Engineer, EMIR Signoff

Apple Inc

Austin, TX 25 days ago
EMIR Analysis Redhawk Voltus Totem Python Perl Mixed-Signal Design CMOS EDA Flows Power Analysis Dynamic IR Analysis AI/ML LLM Scan-mode IVD Signoff Methodologies
3+ yrs exp

Gate-level SigEM/SEB/FIT CAD Engineer

Apple Inc

Austin, TX 15 days ago
Electromigration (EM) Failure In Time (FIT) Self-Heating Effect (SHE) Thermal Analysis VLSI Design Tcl Python Perl Static Timing Analysis (STA) SPICE Voltus RedHawk Primetime ICC2 Innovus CAD/EDA Flow Circuit Simulation Parasitic Extraction

CAD Engineer

Nvidia

Santa Clara, CA 29 days ago $116,000–$189,750
Cadence SKILL Perl C++ Tcl Virtuoso IC-Manage DRC LVS VLSI Design CMOS Layout Spice Simulation EDA Tools Techfiles IC Design
2+ yrs exp Hybrid