ASIC SoC Design Engineer

Amd

Hybrid

Quick summary

Work type
Hybrid
Location
San Jose, CA
Posted
25 days ago
Closes
Jun 2, 2027
Nearby
99+ roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $189k
$134k most similar roles pay here $228k

This listing doesn't post a salary. Most similar roles pay $162,430–$216,250.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 56 open roles on FindRole.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · ASIC SoC Design Engineer

Role Posting Log in to save

AMD seeks a senior microarchitectural designer to join its Adaptive SoC and FPGA Configuration team. This role involves crafting detailed specifications and implementing RTL for next-generation FPGA configuration controllers, collaborating closely with hardware, firmware, and software teams to ensure seamless integration across all phases of the design cycle. Key responsibilities include driving design from concept through production silicon, integrating complex blocks into full-chip environments, partnering with verification teams for comprehensive coverage, and working with test engineers on DFT features. The ideal candidate has a strong background in ASIC design, proficiency in Verilog, SystemVerilog, and SVA, experience with industry-standard CAD tools, and scripting skills in Perl, Python, and Makefile. Knowledge of AMBA protocols and multi-power domain designs is preferred, making this role crucial for optimizing performance, power, and area metrics in cutting-edge FPGA configurations.

Skills

Verilog SystemVerilog Python Perl Makefile AMBA AXI APB UPF SDC SVA ASIC CAD tools Simulation Synthesis STA LINT LEC CDC RDC Power estimation

What you'll do

  • Author detailed micro-architecture specification and own RTL implementation of next-gen FPGA Configuration controller.
  • Drive design from concept through production silicon, including verification and physical design integration.
  • Integrate complex configuration blocks into full-chip environment to ensure proper connectivity and clock domain crossings.
  • Partner with verification teams to ensure comprehensive functional coverage for the configuration system.
  • Work closely with test engineers to implement DFT features and reduce test time.

What we're looking for

  • Proven experience in ASIC design and microarchitectural specification.
  • Expertise in Verilog, SystemVerilog, and SystemVerilog Assertions (SVA).
  • Proficiency with industry-standard CAD tools for simulation and verification.
  • Strong knowledge of on-chip interconnect protocols like AMBA AXI/AXI-S/APB.
  • Experience in multi-power domain designs and UPF implementation.
  • Excellent collaboration skills across hardware and software teams.

Related searches

More ASIC jobs ASIC jobs in San Jose All jobs at Amd

More like this

Similar roles

Integration RTL Design Engineer

Amd

San Jose, CA 93 days ago
Verilog RTL PrimeTime Tempus SDC AMBA AXI AMBA AHB AMBA APB PCIe CXL Python Perl Tcl Design-for-Test Design-for-Debug Physical Design Floorplanning Clock Tree Synthesis Power Grid Design Formal Verification AI-assisted Design Tools EDA Technologies
Hybrid
Save

Careers at Qualcomm

Qualcomm

San Diego, CA 73 days ago
Verilog SystemVerilog RTL FPGA ASIC Python Perl PCIe UART I2C DDRx SPI USB ARM RISC-V Multi-Power-Domain Multi-Clock-Domain Scripting Automation Design-for-Testability Emulation Synthesis
Save

ASIC Design and Integration Engineer

Apple Inc

Beaverton, OR 68 days ago
SystemVerilog RTL design synthesis timing analysis PCIe CDC RDC LINT LEC low-power design techniques FPGA prototyping custom ASIC design
Save