ASIC Hardware Design Engineer - New College Grad 2026

Nvidia

Quick summary

Work type
On-site
Location
Austin, TX
Salary
$116,000–$189,750 / yr
Posted
54 days ago

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $188k
This role $153k
$104k most similar roles pay here $232k

This role pays less than 78% of similar roles. Most pay $159,525–$216,250 — the shaded band above. At the midpoint, this role pays about $153k versus about $188k for comparable roles.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 563 open roles on FindRole.

Listed pay typically runs $168,000–$264,500 across 556 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · ASIC Hardware Design Engineer - New College Grad 2026

Apply Now Log in to save

Join NVIDIA’s System-On-Chip (SOC) group as an ASIC Design Engineer and contribute to defining, developing, and delivering system-level methodologies and RTL for performance measurement on leading GPUs and SOCs. You will develop and automate flows, support projects with performance monitoring systems, and ensure design quality through rigorous checks under mentorship from senior engineers. Collaborate closely with architects, designers, and software engineers to implement microarchitecture and RTL features. Ideal candidates have a strong background in digital design and computer architecture, experience with Python or other scripting languages, knowledge of Verilog and SOC concepts, and excellent problem-solving skills. This role offers the opportunity to work on cutting-edge technology at scale within a supportive environment.

Skills

Python Verilog RTL design SOC architecture CI/CD Docker Git Unix/Linux VCS Perl Makefiles SVN C/C++ Java JavaScript HTML CSS SQL PostgreSQL Mentor Graphics Calibre Cadence Virtuoso

What you'll do

  • Define and develop system-level methodologies for performance measurement on GPUs and SOCs.
  • Contribute to the automation of flows and methodologies for efficient IP development.
  • Apply performance monitoring systems under senior engineer guidance for multiple projects.
  • Conduct RTL checks to ensure design quality across various domains and conditions.
  • Design and implement microarchitecture features with mentorship from experienced engineers.

What we're looking for

  • Bachelor’s or Master’s degree in Electrical or Computer Engineering required.
  • Strong background in digital design and computer architecture.
  • Experience with Python or other scripting languages.
  • Knowledge of RTL design (Verilog) and digital design concepts.
  • Understanding of SOC architecture concepts.
  • Excellent problem-solving and analytical skills.
  • Proven teamwork and communication across multiple teams.

Related searches

More ASIC Hardware Design Engineer jobs ASIC Hardware Design Engineer jobs in Austin All jobs at Nvidia

More like this

Similar roles

Senior ASIC Design Engineer - Hardware

Nvidia

Santa Clara, CA 148 days ago $136,000–$218,500
Verilog RTL Python Perl C C++ PCI-Express CXL ASIC VLSI Digital systems Computer Architecture CMOS transistors and circuits DFT timing analysis floor-planning ECO bring-up & lab debug arbiters synchronization bus protocols interconnect networks caches
Save

ASIC Design Engineer

Nvidia

Santa Clara, CA 67 days ago $116,000–$189,750
Verilog Perl Python C C++ Kubernetes Terraform CI/CD Docker PostgreSQL Git Jenkins Prometheus Grafana
Save

Senior ASIC Design Engineer

Nvidia

Santa Clara, CA 17 days ago $168,000–$264,500
Verilog System-Verilog RTL ASIC Logic Design Computer Architecture Digital Systems Timing Analysis ECO Post Silicon Debug Arbiters Scheduling Synchronization Bus Protocols Interconnect Networks Switches Virtual Channels
Save

Senior ASIC Design Engineer

Nvidia

Santa Clara, CA 88 days ago $168,000–$264,500
Verilog RTL C C++ Python Perl VLSI Computer_Architecture Digital_Systems Logic_Synthesis Timing_Analysis
Hybrid
Save