ASIC & FPGA Design Engineer Senior

Lockheed Martin

Hybrid

Quick summary

Work type
Hybrid
Location
Liverpool, NY
Salary
$101,000–$178,135 / yr
Posted
3 days ago
Nearby
99+ roles within 25 mi

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $186k
This role $140k
$87k most similar roles pay here $233k

This role pays less than 90% of similar roles. Most pay $160,000–$212,718 — the shaded band above. At the midpoint, this role pays about $140k versus about $186k for comparable roles.

Based on 240 similar postings.

Employer

About Lockheed Martin

Lockheed Martin is a global aerospace, defense, and security company that designs, develops, and manufactures advanced technology systems, products, and services for government and commercial customers worldwide.

Lockheed Martin currently has 611 open roles on FindRole.

Listed pay typically runs $101,000–$178,135 across 304 roles with salary data.

Most-posted roles

View all roles at Lockheed Martin

At a glance

TL;DR · ASIC & FPGA Design Engineer Senior

Role Posting Log in to save

Join Lockheed Martin’s Radar Missions Systems team in Syracuse, NY as a senior-level FPGA Engineer with 3 to 5+ years of professional experience. You will design complex digital signal processing and high-speed communication systems for radar technology, collaborating closely with program leadership and junior engineers. Key responsibilities include breaking down high DSP algorithms into manageable tasks and coaching less experienced team members while using tools like Xilinx Vivado and Intel Quartus. Ideal candidates possess strong VHDL programming skills, experience with Mentor Questa HDL simulator, and knowledge of digital signal processing specific to radar systems. This role demands expertise in FPGA architecture and design, as well as the ability to work on multiple projects simultaneously and guide their successful completion.

Skills

VHDL Xilinx Vivado Intel Quartus Mentor Questa HDL UVM FPGA DSP MATLAB CUDA OpenCL Simulink HDL Coder Xilinx System Generator Digital Signal Processing Radar Electronic Warfare

What you'll do

  • Design complex FPGA firmware architecture for radar systems.
  • Develop digital signal processing algorithms for high-speed communications.
  • Break down high-level DSP algorithms into manageable tasks for junior engineers.
  • Estimate and plan work for the firmware development team.
  • Implement FPGA designs using Xilinx Vivado or Intel Quartus platforms.

What we're looking for

  • Bachelor’s degree in Computer Science, Software Engineering, or Electrical and Computer Engineering with 7+ years of relevant work experience.
  • Prior technical leadership experience in FPGA architecture and design.
  • Strong working knowledge of digital signal processing functions, specifically for radar systems.
  • Extensive VHDL firmware programming capability on Xilinx, Intel, or Microsemi devices.
  • Experience using Mentor Questa HDL simulator and UVM verification techniques.
  • Ability to obtain and maintain a Secret security clearance, requiring U.S. citizenship.
  • Excellent oral, written, and presentation skills for guiding project completion.

Related searches

More ASIC & FPGA Design Engineer Sr jobs ASIC & FPGA Design Engineer Sr jobs in Liverpool All jobs at Lockheed Martin

More like this

Similar roles

ASIC & FPGA Design Engineer Senior

Lockheed Martin

Orlando, FL 3 days ago
VHDL Verilog SystemVerilog Xilinx Vivado AMD Vitis UltraScale design methodology Synopsys VCS AXI Ethernet TCP/IP PCIe Serial protocols High-speed oscilloscopes Spectrum analyzers Signal generators Synopsys EDA tools Simulink HDL Coder C/C++ DSP
Hybrid
Save

ASIC & FPGA Design Engineer, Senior

Lockheed Martin

Orlando, FL 3 days ago
VHDL Verilog Xilinx Intel Vivado Quartus MATLAB Simulink High-Level Synthesis Power Analysis Thermal Analysis Design Assurance Configuration Management Mentorship ASIC Design FPGA Co-Design Hardware-Software Co-Verification
Hybrid
Save

ASIC & FPGA Design Engineer Sr

Lockheed Martin

Orlando, FL 3 days ago
VHDL Verilog SystemVerilog Xilinx Vivado AMD Vitis Synopsys VCS AXI Ethernet TCP/IP PCIe GitLab UVM Simulink C C++ MATLAB Python Synplify ChipScope
Hybrid
Save

ASIC FPGA Design Engineer V

Lockheed Martin

North Andover, MA 3 days ago $145,200–$255,990
VHDL Verilog SystemVerilog Linux AMD_Xilinx_Vivado Microchip_Libero MS_Project JIRA Earned_Value_Management_System CI/CD
Save

ASIC/FPGA Design Engineer IV

Lockheed Martin

Littleton, CO 3 days ago $123,500–$217,695
VHDL Verilog SystemVerilog Linux FPGAs Digital ASICs Mixed-signal ASICs Atlassian JIRA Microsoft Project Earned Value Management System CI/CD
Save

Senior Firmware FPGA Design Engineer

Lockheed Martin

Liverpool, NY 3 days ago $101,000–$178,135
FPGA Verilog VHDL Xilinx Vivado Intel Quartus Mentor Questa HDL UVM MATLAB Python C/C++ DSP CUDA OpenCL Simulink HDL Coder Vivado HLS
Hybrid
Save