Always On Subsystem Power Management Firmware Engineer

Qualcomm

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
San Diego, CA
Salary
$145,600–$218,400 / yr
Posted
40 days ago
Freshness
Confirmed live yesterday
Closes
Mar 16, 2027

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $201k
This role $182k
$133k $261k
below market most similar roles pay here above market

This role pays less than 64% of similar roles. Most pay $166,500–$235,750 — the blue band above. At the midpoint, this role pays about $182k versus about $201k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 575 open roles on FindRole.

Listed pay typically runs $147,900–$221,900 across 550 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · Always On Subsystem Power Management Firmware Engineer

The Always On Subsystem Power Management Firmware Engineer joins the ASICS Engineering group to enable power management solutions for Qualcomm SOCs. Working within the Always On subsystem, the engineer develops embedded firmware to manage the distribution of allocated power and thermal budgets. Key responsibilities include defining, modeling, designing, optimizing, verifying, validating, implementing, and documenting IP development for high performance, low power products. The role involves characterizing new and existing IPs while collaborating with hardware power management and firmware development teams. Candidates must utilize architecture and design tools, scripting tools, and programming languages to execute complex process flows from high-level design to synthesis, place and route, and timing. This position solves critical power and thermal management problems for next-generation mobile and connected hardware platforms.

What you'll do

  • Define, model, design, optimize, verify, and document IP development for high-performance, low-power products.
  • Develop and implement embedded firmware to manage the Always On subsystem's power and thermal budgets.
  • Create advanced architectures, circuit specifications, logic designs, and system simulations based on requirements.
  • Characterize existing and new IPs to ensure proper functionality and performance.
  • Evaluate complex process flows from high-level design through synthesis, place and route, and timing.
  • Utilize EDA tools like RTL to GDS Flow and Virtuoso to execute advanced architecture designs.
  • Write and review detailed technical documentation for complex EDA, IP, and ASIC projects.

What we're looking for

  • Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.
  • Master's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience.
  • PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
  • Master's degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science (preferred).
  • 6+ years of ASIC design, verification, validation, integration, or related work experience (preferred).
  • 2+ years of experience with architecture and design tools (preferred).
  • 2+ years of experience with scripting tools and programming languages (preferred).
  • 2+ years of experience with design verification methods (preferred).

More like this

Similar roles

SOC Design Verification Engineer-Staff

Qualcomm

San Diego, CA 40 days ago $145,600–$218,400
ASIC Design RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Design Verification Scripting SoC IC Package
4+ yrs exp

Engineer-Staff

Qualcomm

Austin, TX 40 days ago $145,600–$218,400
ASIC Design RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Design Verification SoC IC Package Scripting Logic Design
4+ yrs exp

Physical Design Engineer, Staff

Qualcomm

Austin, TX 40 days ago $145,600–$218,400
ASIC Design RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Design Verification Scripting SoC
4+ yrs exp

SOC Design Verification Engineer-Staff

Qualcomm

San Diego, CA 40 days ago $145,600–$218,400
ASIC Design RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Design Verification Scripting SoC
4+ yrs exp

SOC Design Verification Engineer-Staff

Qualcomm

San Diego, CA 40 days ago $145,600–$218,400
ASIC Design RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Design Verification Scripting SoC
4+ yrs exp