Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

4 of up to 20 (filtered)

Lead Design Verification Engineer, Memory Controller

Amd

San Jose, CA 19 days ago $200,000–$300,000
Actively hiring Confirmed live 2 days ago High trust Above market
System Verilog UVM Formal Verification DDR5 LPDDR6 HBM4 Synopsys VCS Cadence Xcelium Assertion-Based Verification Gate-Level Simulation Power-Aware Verification VC Formal JasperGold Questa Formal Network-on-Chip Regression Management
8+ yrs exp

Next-Gen High-Speed HBM LPDDR Memory Controller ASIC Digital Design Engineer

Qualcomm

San Diego, CA 25 days ago $145,600–$218,400
Actively hiring Confirmed live yesterday High trust Competitive pay
ASIC Design RTL Coding Front-end Digital Design Hardware Architecture LPDDR HBM SRAM Cache Controller NoC x86 ARM Synthesis Timing Closure Gate Level Simulation Power Analysis ISA Architecture
4+ yrs exp

Staff Memory Controller Architecture and Design Engineer

Qualcomm

San Diego, CA 25 days ago $145,600–$218,400
Actively hiring Confirmed live yesterday Trusted Below market
ASIC Design RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Design Verification SoC IC Package Scripting
4+ yrs exp

Senior RTL Design Engineer, DDR/LPDDR Memory Controller

Amd

Austin, TX +2 93 days ago $178,400–$267,600
Actively hiring Confirmed live yesterday High trust Above market
RTL Design Verilog SystemVerilog Python Perl Tcl Digital Logic Design Computer Architecture DDR LPDDR EDA Tools Lint CDC Timing Analysis Synthesis Simulation IP Microarchitecture