Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

6 of up to 20 (filtered)

Lead Security Engineer, Threat Management Platforms & Integrations

Target

Brooklyn Park, MN 15 days ago $132,000–$238,000
Actively hiring Confirmed live yesterday High trust Competitive pay
Google Cloud BigQuery APIs CI/CD Data Engineering Full Stack Workflow Orchestration Git Observability Cybersecurity Data Pipelines Production Systems Testing Automation
8+ yrs exp Hybrid

Lead Security Engineer, Threat Management Platforms & Integrations

Target

Brooklyn Park, MN 15 days ago $132,000–$238,000
Actively hiring Confirmed live today High trust Competitive pay
Google Cloud BigQuery APIs CI/CD Data Engineering Full Stack Workflow Orchestration Git Observability Cybersecurity Data Pipelines Production Systems
8+ yrs exp Hybrid

Mission Integration Engineer

SpaceX

Hawthorne, CA 46 days ago $100,000–$130,000
Actively hiring Confirmed live yesterday Trusted Below market
Systems Engineering Mission Integration High-Assurance Systems Security Engineering Technical Program Management Accreditation and Authorization Technical Writing ITAR Certification
2+ yrs exp

ASIC Design and Integration Engineer, Silicon Security

Apple Inc

Cupertino, CA 68 days ago $184,700–$324,800
Actively hiring Confirmed live yesterday High trust Above market
Verilog SystemVerilog RTL Design ASIC Design AMBA AXI AHB APB CDC RDC Lint Synthesis UPF Timing Closure Cryptography Low-Power Design Finite State Machines Pipelining
10+ yrs exp

ASIC Design and Integration Engineer, Silicon Security

Apple Inc

Cupertino, CA 84 days ago $150,400–$277,600
Actively hiring Confirmed live yesterday Trusted Above market
RTL Design Verilog SystemVerilog ASIC Design Synthesis Timing Closure UPF CDC RDC Lint AMBA AXI AHB APB Cryptography Hardware Security Low-Power Design Netlist
3+ yrs exp

ASIC Design and Integration Engineer, Silicon Security

Apple Inc

Cupertino, CA 84 days ago $129,300–$194,700
Actively hiring Confirmed live today Trusted Below market
RTL Design Verilog SystemVerilog ASIC Design Micro-architecture Synthesis Timing Closure CDC RDC Lint UPF AMBA AXI AHB APB Cryptography Low-power Design Front-end Quality Flows