Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

7 of up to 20 (filtered)

Graphics Power Analysis & Optimization Engineer

Apple Inc

Santa Clara, CA 40 days ago $184,700–$324,800
Actively hiring Confirmed live yesterday Trusted Above market
Power Analysis RTL ASIC Design Python PowerArtist PTPX Microarchitecture Power Modeling Data Mining Power Management SoC GPU Design
10+ yrs exp

Graphics Power Analysis & Optimization Engineer

Apple Inc

Austin, TX 40 days ago
Actively hiring Confirmed live 2 days ago Trusted
Power Analysis RTL ASIC Design Python PowerArtist PTPX Microarchitecture Power Modeling Data Mining Power Management SoC GPU Design
10+ yrs exp

Graphics Power Analysis & Optimization Engineer

Apple Inc

Austin, TX 40 days ago
Actively hiring Confirmed live yesterday Trusted
Power Analysis RTL ASIC Design Python PowerArtist PTPX Microarchitecture Power Modeling Data Mining Power Management SoC GPU Design
10+ yrs exp

Graphics Power Analysis & Optimization Engineer

Apple Inc

Santa Clara, CA 40 days ago $150,400–$277,600
Actively hiring Confirmed live yesterday Trusted Competitive pay
Power Analysis RTL Python PowerArtist PTPX Microarchitecture Digital Logic Design GPU Pipeline Power Optimization Scripting SoC
3+ yrs exp

Graphics Power Analysis & Optimization Engineer

Apple Inc

Austin, TX 40 days ago
Actively hiring Confirmed live yesterday Trusted
Power Analysis RTL Python PowerArtist PTPX Digital Logic Design Microarchitecture Power Optimization Scripting SoC
3+ yrs exp

Graphics Power Analysis & Optimization Engineer

Apple Inc

Santa Clara, CA 40 days ago $129,300–$194,700
Actively hiring Confirmed live yesterday Trusted Below market
Verilog SystemVerilog Python RTL VLSI Digital Logic Design Clock Gating data-gating SoC Power Optimization Power Estimation Power Sign-off Scripting

Graphics Power Analysis & Optimization Engineer

Apple Inc

Austin, TX 40 days ago
Actively hiring Confirmed live yesterday Trusted
Verilog SystemVerilog Python RTL VLSI Digital Logic Design Clock Gating data-gating Power Optimization SoC Power Triage Scripting