Browse tech roles

System Verilog UVM C/C++ VCS Verdi GDB Assertion-Based Verification Functional Coverage Random Stimulus ASIC Verification Processor Verification Instruction Pipelines Caches HVL +9 more Show less

System Verilog UVM VCS Verdi Indago GDB C/C++ Perl Assertion-Based Verification Functional Coverage Random Stimulus ASIC Verification Post-silicon Verification +8 more Show less

SystemVerilog UVM ASIC Verification Computer Architecture RTL Assertion-Based Verification Object Oriented Programming Post-Silicon Validation Coverage Closure test bench design AI SFV +7 more Show less

ASIC SystemVerilog Verilog UVM Python Perl VCS Verdi Xcelium RTL Pre-silicon Verification infrastructure, automation Simulation Debug Root-cause Analysis +10 more Show less

ASIC GPU SoC RTL VLSI DFT Silicon Process Technology Front-end Design Flow Micro-architecture Design Verification Performance Modeling Power Budgeting Yield Analysis Emulation System Design AI Datacenter Products +12 more Show less

System Verilog UVM C C++ VCS Verdi GDB ASIC Verification Functional Coverage Assertion-Based Verification Random Stimulus GPU post silicon verification +8 more Show less

Verilog SystemVerilog C++ MMU Micro-architecture VCS Verdi Synopsys Memory Coherency Arbitration Policies Verification Methodologies +6 more Show less

GPU ASIC PCBA Failure Analysis Python Shell Scripting Oscilloscope Logic Analyzer Windows Linux Firmware Hardware Verification PCIe HBM GDDR Schematics Root Cause Analysis Debug Automation +12 more Show less