Browse tech roles

SystemVerilog RNM AMS Cadence mixed signal verification Assertions SOC Digital Verification RF Circuit Theory PLL Data Converters LNA PA Mixers +9 more Show less

SystemVerilog RNM AMS mixed signal verification Cadence Assertions Data Converters PLL LNA PA Mixers Bandgaps Power Regulators +8 more Show less

SystemVerilog RNM AMS Cadence mixed signal verification Assertions PLL Data Converters LNA PA Mixers +6 more Show less

SystemVerilog RNM AMS mixed signal verification Cadence Assertions Data Converters PLL LNA PA Mixers Bandgaps Power Regulators +8 more Show less

UVM Design Verification SoC Integration Design Debug Timing Closure Physical Design test bench setup +2 more Show less

Mixed-Signal Verification UVM SystemVerilog Verilog VHDL SVA Static Timing Analysis Logic Synthesis Place and Route Formal Verification Python Perl TCL CMOS Bipolar EDA Tools +11 more Show less