Browse tech roles

Human-ComputerInteraction AI MultimodalDataPlatforms DigitalSurgery DesignSystem CI/CD Cybersecurity PrivacyCompliance ResponsibleAI UXDesign ProductManagement ScalableSoftwareArchitecture CloudServices Python JavaScript React Node.js PostgreSQL MongoDB +14 more Show less

Python Tcl Docker OpenAI APIs Pinecone Weaviate Innovus Tempus Primetime Redhawk Voltus Calibre Pegasus MCP-based wrapper layer RTL2GDSII flow ML-driven PnR EDA tools +12 more Show less

Python Perl TCL shell EDA tools ASIC package design signal integrity power distribution networks SI/PI teams high-speed routing package layout cross-functional collaboration scripting languages VNA analyzers oscilloscopes +10 more Show less

Verilog SystemVerilog RTL Timing_Closure Power_Optimization Clock_Gating ASIC_Development_Flows Simulation Synthesis Static_Timing_Analysis Python Perl TCL Shell Emulation Prototyping Formal_Verification_Pods +12 more Show less

SystemVerilog UVM C++ Python Perl TCL DSP algorithms QAM Formal Verification Jasper VCFormal CI/CD Git Linux +9 more Show less

SystemVerilog UVM C++ Jasper VCFormal Python Perl TCL Makefile Git CI/CD Docker AWS Kubernetes +9 more Show less

SystemVerilog UVM Linux C C++ Python Perl Veloce Palladium Zebu HAPS Networking Dashboard_management CI/CD +9 more Show less

SystemVerilog UVM Linux C++ Python Perl Veloce Palladium Zebu HAPS CI/CD Networking Dashboard_management Emulation_platforms +9 more Show less

SystemVerilog UVM Python Perl TCL Shell SerDes D2D_PHY_IP ODSP Ethernet UCIE UAL SPI I2C Formal_Verification Verilog Veloce HAPS Emulation_Pods +14 more Show less

PCB CAD Signal Integrity Power Integrity LabEquipment Scope LogicAnalyzer +2 more Show less